

EXHIBIT

DSS-2014

Asynchronous HDLC
MC68360 ASYNC HDLC Protocol Microcode
User's Manual
Rev 1.1

January 24, 1996

Asynchronous HDLC

1	ASYNCH HDLC Controller Overview	4
2	ASYNCH HDLC Controller Key Features	4
2.1	ASYNCH HDLC Channel Frame Transmission Processing	4
2.2	ASYNCH HDLC Channel Frame Reception Processing	5
2.3	Transmitter Transparency Encoding	5
2.4	Receiver Transparency Decoding	6
2.4.1	Receive Flowchart	7
2.4.2	Cases not covered by RFC 1549	7
2.5	Implementation Specifics related to Asynchronous HDLC	8
2.5.1	FLAG sequence	8
2.5.2	Address Field	8
2.5.3	Control Field	8
2.5.4	Frame Check Sequence	8
2.5.5	Encoding	8
2.5.6	Time-Fill	8
3	Microcode Use	9
3.1	Initialization Procedure	9
3.2	Performance	9
4	ASYNCH HDLC Memory Map	9
4.1	ASYNCH HDLC-Specific Parameters	9
4.2	Configuring the General SCC Parameters	11
4.2.1	GSMR Register	11
4.2.2	DSR Register	11
5	ASYNCH HDLC Programming Model	11
5.1	ASYNCH HDLC Command Set	12
5.1.1	Transmit Commands	12
5.1.2	Receive Commands	13
5.2	ASYNCH HDLC Error Handling Procedure	13
5.2.1	Transmission Errors	13
5.2.2	Reception Errors	13
6	Registers	14
6.1	ASYNCH HDLC Event Register	14
6.2	ASYNCH HDLC Mode Register (PSMR)	15
7	ASYNCH-HDLC Rx Buffer Descriptor	16
8	ASYNCH-HDLC Tx Buffer Descriptor	18

9	Differences Between HDLC and ASYNC-HDLC	19
9.1	Max Received Frame Length Counter	19
9.2	Frame termination due to error	19
9.3	Commands	20
9.4	Automatic Error Counters	20
9.5	Noisy Characters	20
Appendix A - Microcode Initialization Procedure		21
A.1	Initialization Procedure for QUICC Version \$0001	21
A.2	Initialization Procedure for QUICC Revision \$0002	21
A.3	Initialization Procedure for QUICC Version \$0003	22
Appendix B - Programming Example		23
Appendix C - References		24

1 ASYNC HDLC Controller Overview

Asynchronous HDLC is a frame-based protocol which uses HDLC framing techniques in conjunction with UART-type characters. This protocol is typically used as the physical layer for the Point-to-Point (PPP) protocol. While this protocol can be implemented by the UART controller on the QUICC in conjunction with the CPU32+, it is more efficient and less compute-intensive for the CPU to allow the Communications Processor Module (CPM) of the QUICC to perform the framing and transparency functions of the protocol.

2 ASYNC HDLC Controller Key Features

- Flexible data buffer structure which allows an entire frame or a section of a frame to be transmitted and received.
- Separate interrupts for received frames and transmitted buffers
- Automatic CRC generation and checking (CRC-CCITT)
- Support for NMSI control signals (Carrier Detect, Clear to Send, Ready to Send)
- Automatic generation of opening and closing flags
- Reception of frames with only one “shared” flag
- Automatic generation and stripping of transparency characters according to RFC 1549 utilizing transmit and receive control character maps.
- Automatic transmission of the ABORT sequence (0x7D,0x7E) after the STOP TRANSMIT command is issued.
- Automatic transmission of IDLE characters between frames and characters.
- “Small” RAM Microcode (consumes 768 bytes of Dual-Port RAM)

2.1 ASYNC HDLC Channel Frame Transmission Processing

The ASYNC HDLC Controller is designed to work with a minimum amount of intervention from the CPU32+ core. It operates in a similar fashion to the HDLC controller on the QUICC.

When the core enables one of the transmitters and sets the ready (R) bit in the first Buffer Descriptor, the ASYNC HDLC Controller fetches the data from memory and start transmitting the frame (after transmitting the opening flag). When the controller reaches the end of the current BD, the CRC and the closing flag are appended if the last (L) bit in the Tx BD is set. If the continuous mode (CM) bit is clear, the ASYNC HDLC transmitter writes the frame status bits into the BD and clears the ready bit. If the interrupt (I) bit is set, the controller sets the TXB event bit in the event register. Thus, the I bit may be used to generate an interrupt after each buffer, after a group of buffers, or after each complete frame has been transmitted.

If the CM bit in the Tx BD is set, the ASYNC HDLC controller will write the signal unit status bits into the BD after transmission but it will not clear the ready bit.

The ASYNC HDLC controller will then proceed to the next Tx BD in the table. If it is not ready, the ASYNC HDLC controller will wait until the Tx BD is ready.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.