## 

AO 120 (Rev. 08/10)		
O: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450		REPORT ON THE Office FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK
filed in the U.S. D		15 U.S.C. § 1116 you are hereby advised that a court action has been  Delaware on the following  ion involves 35 U.S.C. § 292.):
☐ Trademarks or		U.S. DISTRICT COURT
DOCKET NO.	DATE FILED 11/26/2013	Delaware
PLAINTIFF MEMORY INTEGRIT	Y, LLC	DEFENDANT ARCHOS S.A., AND ARCHOS, INC.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
I 7,296,121 B2	11/13/2007	MEMORY INTEGRITY, LLC
2		
3		
4		
5		
DATE INCLUDED	INCLUDED BY	ne following patent(s)/ trademark(s) have been included:  nendment
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
2		
3		
5		
DECISION/JUDGEMENT		g decision has been rendered or judgement issued:
J.,,,,,		
CLERKJohn A Certino, United States 844 N. King S Wilmington, D	reet, Unit 18	Y) DEPUTY CLERK PROPERTY DATE Q/2/14

Wilmington, UE 1900:

Copy 1—Upon initiation of action, mail this copy to Director

Copy 2—Upon filing document adding patent(s), mail this copy to Director

Copy 4—Case file copy

Case 1:13-cv-01981-GMS Document 16 Filed 09/02/14 Page 2 of 3 PageID #: 106

# IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

MEMORY INTEGRITY, LLC,

Plaintiff,

Civil Action No. 1:13-cv-01981-GMS

٧.

ARCHOS, INC.,

Defendant.

#### STIPULATION AND ORDER TO DISMISS WITHOUT PREJUDICE

IT IS HEREBY STIPULATED AND AGREED that all claims and counterclaims between Plaintiff Memory Integrity, LLC and Defendant Archos, Inc. in the above-captioned action are hereby dismissed without prejudice by agreement of the parties pursuant to Rule 41(a)(1)(A)(ii) of the Federal Rules of Civil Procedure, with each party to bear its own costs, expenses, and attorneys' fees.

Dated: August 6, 2014

Respectfully submitted,

**DEVLIN LAW FIRM** 

/s/ Timothy Devlin
Timothy Devlin (#4241)
DEVLIN LAW FIRM
1220 Market Street, Suite 850
Wilmington, DE 19806
(302) 449-9010
tdevlin@devlinlawfirm.com

Attorneys for Plaintiff Memory Integrity, LLC

POTTER ANDERSON & CORROON LLP

By: /s/ Richard L. Horwitz
Richard L. Horwitz (#2246)
David E. Moore (#3983)
Bindu A. Palapura (#5370)
Hercules Plaza, 6<sup>th</sup> Floor
1313 N. Market Street
Wilmington, DE 19801
Tel: (302) 984-6000
rhorwitz@potteranderson.com
dmoore@potteranderson.com
bpalapura@potteranderson.com

Attorneys for Defendant Archos, Inc.

IT IS SO ORDERED this 16 day of 42014.

United States Distri

Case 1:13-cv-01981-UNA Document 3 Filed 11/26/13 Page 1 of 1 PageID #: 56 AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 FILING OR DETERMINATION OF AN TO: Director of the U.S. Patent and Trademark Office ACTION REGARDING A PATENT OR P.O. Box 1450 TRADEMARK Alexandria, VA 22313-1450 In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been on the following Delaware filed in the U.S. District Court  $\blacksquare$  Patents. (  $\square$  the patent action involves 35 U.S.C. § 292.): ☐ Trademarks or U.S. DISTRICT COURT DATE FILED DOCKET NO. Delaware 11/26/2013 DEFENDANT PLAINTIFF ARCHOS S.A., AND ARCHOS, INC. MEMORY INTEGRITY, LLC DATE OF PATENT HOLDER OF PATENT OR TRADEMARK PATENT OR OR TRADEMARK TRADEMARK NO. MEMORY INTEGRITY, LLC 11/13/2007 1 7,296,121 B2 In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY ☐ Other Pleading ☐ Cross Bill ☐ Answer ☐ Amendment DATE OF PATENT HOLDER OF PATENT OR TRADEMARK PATENT OR OR TRADEMARK TRADEMARK NO. 3 In the above-entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT

CLERK (BY) DEPUTY CLERK DATE

Mail Stop 8

# REPORT ON THE

TO: Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450		FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK	
=		15 U.S.C. §	1116 you are hereby advised that a court action has been  Delaware on the following
filed in the U.S. District Court			
	Patents. (  the patent acti		
DOCKET NO.	DATE FILED 11/26/2013	U.S. DI	STRICT COURT  Delaware
PLAINTIFF	11120/2010		DEFENDANT
MEMORY INTEGRITY,	LLC		BARNES & NOBLE, INC., NOOK MEDIA, LLC, AND NOOK MEDIA INC
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK
1 7,296,121 B2	11/13/2007	MEN	MORY INTEGRITY, LLC
2			
3			
4	<b></b>		11.00
5			
		e following	patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	endment	☐ Answer ☐ Cross Bill ☐ Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK
1			
2			
3			
4			
5			
In the abov	ve—entitled case, the following	g decision h	as been rendered or judgement issued:
DECISION/JUDGEMENT			
L			
CLERK	(BY	Y) DEPUTY	Y CLERK DATE

AO 120 (Rev. 08/10)

TO:

## Mail Stop 8 Director of the U.S. Patent and Trademark Office

# REPORT ON THE FILING OR DETERMINATION OF AN

	P.O. Box 1450 ndria, VA 22313-1450		ACTION REGARDING TRADEMA	
filed in the U.S. Dist			1116 you are hereby advised that a court Delaware s 35 U.S.C. § 292.):	on the following
DOCKET NO.	DATE FILED 11/26/2013	U.S. DI	STRICT COURT  Delaware	
PLAINTIFF	11/20/2013		DEFENDANT	
MEMORY INTEGRITY,	LLC		HISENSE INTERNATIONAL COUSA CORPORATION,	), LTD. AND HISENSE
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR T	RADEMARK
ı 7,296,121 B2	11/13/2007	MEN	MORY INTEGRITY, LLC	
2				
3				
4				
5				
DATE INCLUDED	INCLUDED BY		patent(s)/ trademark(s) have been include	
PATENT OR	DATE OF PATENT	nament		
TRADEMARK NO.	OR TRADEMARK		HOLDER OF PATENT OR T	RADEMARK
1				
2				
3				
4				
5				
In the abo	ve—entitled case, the following	decision h	as been rendered or judgement issued:	
DECISION/JUDGEMENT				
CLERK	(BY)	) DEPUT	Y CLERK	DATE

Mail Stop 8

REPORT ON THE

TO: Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450		ACTION REGAR	CRMINATION OF AN DING A PATENT OR DEMARK	
filed in the U.S. Dis			1116 you are hereby advised that a Delaware s 35 U.S.C. § 292.):	court action has been on the following
DOCKET NO.	DATE FILED 11/26/2013	U.S. DI	STRICT COURT  Delawa	are
PLAINTIFF			DEFENDANT	
MEMORY INTEGRITY,	LLC		MICROSOFT CORPORAT	ION
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT	OR TRADEMARK
1 7,296,121 B2	11/13/2007	MEN	ORY INTEGRITY, LLC	
2				
3				
4				
5				
	In the above—entitled case, the	e following	patent(s)/ trademark(s) have been in	ncluded:
DATE INCLUDED	INCLUDED BY	endment	☐ Answer ☐ Cross Bil	ll
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT	OR TRADEMARK
1				
2				
3				
4				
5				
In the above	ve—entitled case, the following	decision ha	s been rendered or judgement issue	d:
DECISION/JUDGEMENT				
CLERK	(BY	) DEPUTY	CLERK	DATE

AO 120 (Rev. 08/10) Mail Stop 8 REPORT ON THE TO: Director of the U.S. Patent and Trademark Office FILING OR DETERMINATION OF AN P.O. Box 1450 ACTION REGARDING A PATENT OR Alexandria, VA 22313-1450 **TRADEMARK** In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Delaware on the following ☐ Trademarks or ✓ Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): DOCKET NO. DATE FILED U.S. DISTRICT COURT Delaware PLAINTIFF DEFENDANT MEMORY INTEGRITY, LLC **FUJITSU LIMITED AND** FUJITSU AMERICA, INC., PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 US 7,296,121 B2 11/13/2007 MEMORY INTEGRITY, LLC 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY ☐ Amendment ☐ Other Pleading ☐ Answer ☐ Cross Bill PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 2 In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT CLERK (BY) DEPUTY CLERK DATE

AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 TO: Director of the U.S. Patent and Trademark Office FILING OR DETERMINATION OF AN P.O. Box 1450 **ACTION REGARDING A PATENT OR** Alexandria, VA 22313-1450 **TRADEMARK** In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Delaware on the following ☑ Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): ☐ Trademarks or DOCKET NO. DATE FILED U.S. DISTRICT COURT Delaware PLAINTIFF DEFENDANT MEMORY INTEGRITY, LLC MOTOROLA SOLUTIONS, INC. PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 US 7,296,121 B2 11/13/2007 MEMORY INTEGRITY, LLC 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY ☐ Amendment ☐ Answer Cross Bill ☐ Other Pleading PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 2 3 In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT CLERK (BY) DEPUTY CLERK DATE

AO 120 (Rev. 08/10) Mail Stop 8 REPORT ON THE TO: Director of the U.S. Patent and Trademark Office FILING OR DETERMINATION OF AN P.O. Box 1450 ACTION REGARDING A PATENT OR Alexandria, VA 22313-1450 TRADEMARK In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Delaware on the following ☑ Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): ☐ Trademarks or DOCKET NO. DATE FILED U.S. DISTRICT COURT Delaware PLAINTIFF DEFENDANT MEMORY INTEGRITY, LLC GOOGLE INC. AND MOTOROLA MOBILITY, LLC, PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 US 7,296,121 B2 11/13/2007 MEMORY INTEGRITY, LLC 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY ☐ Amendment ☐ Answer  $\square$  Cross Bill ☐ Other Pleading PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT CLERK (BY) DEPUTY CLERK DATE

#### AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 TO: Director of the U.S. Patent and Trademark Office FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR P.O. Box 1450 Alexandria, VA 22313-1450 TRADEMARK In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Delaware ☐ Trademarks or ☑ Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): DATE FILED U.S. DISTRICT COURT DOCKET NO. Delaware PLAINTIFF DEFENDANT MEMORY INTEGRITY, LLC SAMSUNG ELECTRONICS CO. LTD.; SAMSUNG ELECTRONICS AMERICA, LLC; AND SAMSUNG TELECOMMUNICATIONS AMERICA, LLC, DATE OF PATENT PATENT OR HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 US 7,296,121 B2 11/13/2007 MEMORY INTEGRITY, LLC 2 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: INCLUDED BY DATE INCLUDED ☐ Amendment ☐ Answer Cross Bill ☐ Other Pleading PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 2 3 In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

(BY) DEPUTY CLERK

DATE

CLERK

AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 FILING OR DETERMINATION OF AN TO: Director of the U.S. Patent and Trademark Office ACTION REGARDING A PATENT OR P.O. Box 1450 **TRADEMARK** Alexandria, VA 22313-1450 In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been on the following Delaware filed in the U.S. District Court  $\blacksquare$  Patents. (  $\square$  the patent action involves 35 U.S.C. § 292.): Trademarks or U.S. DISTRICT COURT DATE FILED DOCKET NO. Delaware DEFENDANT PLAINTIFF HTC CORPORATION AND HTC AMERICA, INC., MEMORY INTEGRITY, LLC PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK OR TRADEMARK TRADEMARK NO. MEMORY INTEGRITY, LLC 11/13/2007 1 US 7,296,121 B2 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: INCLUDED BY DATE INCLUDED Cross Bill ☐ Other Pleading ☐ Amendment ☐ Answer DATE OF PATENT HOLDER OF PATENT OR TRADEMARK PATENT OR OR TRADEMARK TRADEMARK NO. In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT DATE (BY) DEPUTY CLERK CLERK

AO 120 (Rev. 08/10)

TO:

# Mail Stop 8

# REPORT ON THE

P.O. Box 1450 Alexandria, VA 22313-1450		ACTION REGARDING A PATENT OR TRADEMARK		
filed in the U.S. D			§ 1116 you are hereby advised that a court action has been  Delaware on the following	
☐ Trademarks or	•			
DOCKET NO.	DATE FILED	U.S. DI	ISTRICT COURT  Delaware	
PLAINTIFF			DEFENDANT	
MEMORY INTEGRITY	/, LLC		HUAWEI DEVICE USA, INC. AND FUTUREWEI TECHNOLOGIES, INC.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK	
1 US 7,296,121 B2	11/13/2007	MEN	MORY INTEGRITY, LLC	
2				
3				
4				
5				
DATE INCLUDED	INCLUDED BY		g patent(s)/ trademark(s) have been included:	
PATENT OR	DATE OF PATENT	nendment	Answer Cross Bill Other Pleading	
TRADEMARK NO.	OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK	
1				
2				
3				
4				
5				
	ove—entitled case, the following	g decision h	as been rendered or judgement issued:	
DECISION/JUDGEMENT				
CLERK	(B'	Y) DEPUTY	Y CLERK DATE	

AO 120 (Rev. 08/10) Mail Stop 8 TO: Director of the U.S. Patent and Tra demark Office

## REPORT ON THE FILING OR DETERMINATION OF AN

P.O. Box 1450 Alexandria, VA 22313-1450		ACTION REGARDING A PATENT OR TRADEMARK		
filed in the U.S. D	istrict Court		S 1116 you are hereby advised that a court action has been  Delaware on the following	
Trademarks or	Patents. (  the patent acti	ion involve	s 35 U.S.C. § 292.):	
DOCKET NO.	DATE FILED	U.S. DI	STRICT COURT Delaware	
PLAINTIFF			DEFENDANT	
MEMORY INTEGRITY	′, LLC		SONY CORPORATION; SONY ELECTRONICS, INC.; SONY MOBILE COMMUNICATIONS (USA) INC.; AND SONY MOBILE COMMUNICATIONS AB	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK	
I US 7,296,121 B2	11/13/2007	MEN	MORY INTEGRITY, LLC	
2				
3				
4				
5				
DATE INCLUDED	In the above—entitled case, the INCLUDED BY	following	patent(s)/ trademark(s) have been included:	
	☐ Ame	endment	☐ Answer ☐ Cross Bill ☐ Other Pleading	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK	
1				
2				
3				
4				
5				
	ove—entitled case, the following of	decision ha	as been rendered or judgement issued:	
DECISION/JUDGEMENT				
		<del></del>		
CLERK	(BY)	) DEPUTY	CLERK DATE	

AO 120 (Rev. 08/10)

TO:

## Mail Stop 8 Director of the U.S. Patent and Trademark Office

## REPORT ON THE FILING OR DETERMINATION OF AN

Alexa	P.O. Box 1450 andria, VA 22313-1450		ACTION REGARDING A TRADEMAN	
filed in the U.S. Dis			§ 1116 you are hereby advised that a court ac Delaware es 35 U.S.C. § 292.):	tion has been on the following
DOCKET NO.	DATE FILED	U.S. DI	STRICT COURT  Delaware	
PLAINTIFF			DEFENDANT	
MEMORY INTEGRITY,	LLC		TOSHIBA CORPORATION; TOSH TOSHIBA; AMERICA INFORMATI	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRA	ADEMARK
1 US 7,296,121 B2	11/13/2007	MEN	MORY INTEGRITY, LLC	
2				
3				
4		1		
5				
DATE INCLUDED	INCLUDED BY		g patent(s)/ trademark(s) have been included:	
PATENT OR	DATE OF PATENT	endment		Other Pleading
TRADEMARK NO.	OR TRADEMARK	_	HOLDER OF PATENT OR TRA	ADEMARK
1				
2				
3				
4				
5				
	ove—entitled case, the following	decision h	as been rendered or judgement issued:	
DECISION/JUDGEMENT				
CLERK	(BY	) DEPUTY	CLERK	DATE

AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 TO: FILING OR DETERMINATION OF AN Director of the U.S. Patent and Trademark Office **ACTION REGARDING A PATENT OR** P.O. Box 1450 Alexandria, VA 22313-1450 TRADEMARK In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been Delaware filed in the U.S. District Court **☑** Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): ☐ Trademarks or U.S. DISTRICT COURT DATE FILED DOCKET NO. Delaware PLAINTIFF DEFENDANT ZTE CORPORATION AND ZTE (USA) INC., MEMORY INTEGRITY, LLC PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK MEMORY INTEGRITY, LLC 11/13/2007 1 US 7,296,121 B2 In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY Cross Bill ☐ Other Pleading ☐ Answer Amendment DATE OF PATENT PATENT OR HOLDER OF PATENT OR TRADEMARK OR TRADEMARK TRADEMARK NO. In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT (BY) DEPUTY CLERK DATE CLERK

# Mail Stop 8

# REPORT ON THE

P.O. Box 1450 Alexandria, VA 22313-1450		ACTION REGARDING A PATENT OR TRADEMARK		
filed in the U.S. Dist	rict Court	for the	1116 you are hereby advised that a court act District of Delaware	on the following
☐ Trademarks or ☑	Patents. (  the patent actio	n involve	es 35 U.S.C. § 292.):	
OOCKET NO.	DATE FILED 11/11/2013	U.S. DI	STRICT COURT for the District of Delaw	are
PLAINTIFF			DEFENDANT	
MESSAGE NOTIFICATI	ION TECHNOLOGIES LLC	<b>.</b>	UNIFY INC., F/K/A SIEMENS ENT COMMUNICATIONS	ERPRISE
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRA	DEMARK
1 5,944,786	8/31/1999	ME	SSAGE NOTIFICATION TECHNOLO	GIES LLC
2		<u> </u>		
3				
4				
5				
DATE INCLUDED	In the above—entitled case, the  INCLUDED BY  Amer		g patent(s)/ trademark(s) have been included:  Answer Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRA	ADEMARK
1				
2				
3				
4				
5				
In the abo	ve—entitled case, the following	decision l	nas been rendered or judgement issued:	
DECISION/JUDGEMENT				
CLERK	(BY	) DEPUT	Y CLERK	DATE

### AO 120 (Rev. 08/10) Mail Stop 8 то:

# REPORT ON THE FILING OR DETERMINATION OF AN

	P.O. Box 1450 andria, VA 22313-1450	)Ince	ACTION REG	ARDING A PATENT OR RADEMARK
filed in the U.S. Di	nce with 35 U.S.C. § 290 and/or 1 strict Court  Patents. (  the patent acti		Delaware	hat a court action has been on the following
DOCKET NO.	DATE FILED		STRICT COURT	laware
PLAINTIFF		<u> </u>	DEFENDANT	awaro
MEMORY INTEGRITY	, LLC		AMAZON.COM, INC.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PAT	ENT OR TRADEMARK
1 7,296,121	11/13/2007	MEI	MORY INTEGRITY, LLC	
2				
3				
4				
5				
DATE INCLUDED	In the above—entitled case, the	e following	patent(s)/ trademark(s) have b	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PAT	ENT OR TRADEMARK
I				
2				
3				
4				
5				
In the ab	pove—entitled case, the following	decision l	as been rendered or judgement	issued:
DECISION/JUDGEMENT				
CLERK	(BY	Y) DEPUT	Y CLERK	DATE

AO 120 (Rev. 08/10) REPORT ON THE Mail Stop 8 TO: FILING OR DETERMINATION OF AN Director of the U.S. Patent and Trademark Office ACTION REGARDING A PATENT OR P.O. Box 1450 Alexandria, VA 22313-1450 **TRADEMARK** In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been Delaware on the following filed in the U.S. District Court  $\square$  Patents. (  $\square$  the patent action involves 35 U.S.C. § 292.): ☐ Trademarks or DATE FILED U.S. DISTRICT COURT DOCKET NO. Delaware DEFENDANT PLAINTIFF LG ELECTRONICS, INC.; LG ELECTRONICS USA, MEMORY INTEGRITY, LLC INC., LG ELECTRONICS MOBILECOMM USA, INC. DATE OF PATENT PATENT OR HOLDER OF PATENT OR TRADEMARK OR TRADEMARK TRADEMARK NO. MEMORY INTEGRITY, LLC 11/13/2007 1 US 7,296,121 B2 3 In the above—entitled case, the following patent(s)/ trademark(s) have been included: INCLUDED BY DATE INCLUDED ☐ Cross Bill ☐ Other Pleading ☐ Answer ☐ Amendment DATE OF PATENT PATENT OR HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 3 In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT (BY) DEPUTY CLERK DATE

Copy 1-Upon initiation of action, mail this copy to Director Copy 3-Upon termination of action, mail this copy to Director Copy 2-Upon filing document adding patent(s), mail this copy to Director Copy 4-Case file copy

CLERK

# OP \$40.00 729612

#### PATENT ASSIGNMENT

Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

#### **CONVEYING PARTY DATA**

Name	Execution Date
Mr. David B. Glasco	06/04/2013

#### **RECEIVING PARTY DATA**

Name:	Sanmina Corporation
Street Address:	2700 North First Street
City:	San Jose
State/Country:	CALIFORNIA
Postal Code:	95134

#### PROPERTY NUMBERS Total: 1

Property Type Number	
Patent Number:	7296121

#### **CORRESPONDENCE DATA**

Fax Number:

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Email: swood@farneydaniels.com

Correspondent Name: Stephanie Wood

Address Line 1: 800 S. Austin Ave., Unit 200 Address Line 4: Georgetown, TEXAS 78626

NAME OF SUBMITTER:	Stephanie R. Wood
Signature:	/s/ Stephanie R. Wood
Date:	06/13/2013
	This document serves as an Oath/Declaration (37 CFR 1.63).

#### Total Attachments: 2

source=Glasco to Sanmina Assignment Agreement re '121 Patent (fully executed) (ID 97270)#page1.tif source=Glasco to Sanmina Assignment Agreement re '121 Patent (fully executed) (ID 97270)#page2.tif

#### ASSIGNMENT OF PATENT AND PATENT APPLICATION

WHEREAS, I, David B. Glasco, have invented certain new and useful improvements as set forth in U.S. Patent Number 7,296,121 which is entitled "REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS" and which issued from U.S. Patent Application No. 10/966,161 (collectively, the "Patent");

WHEREAS, I have previously assigned any and all of my rights in the Patent to Newisys, Inc. ("Newisys") pursuant to my Proprietary Information and Inventions Agreement dated July 17, 2003, and my Confidentiality, Proprietary Information and Inventions Agreement dated November 6, 2000 (collectively, the "PHA Agreements");

WHEREAS, I have appointed Newisys and its officers as my agents and attorney-in-fact to execute any documents on my behalf to further the purposes set forth in the PHA Agreements;

WHEREAS, Newisys has been merged into Sanmina Corporation, a Delaware corporation having a principal place of business at 2700 North First Street, San Jose, California 95134 ("Sanmina") and Sanmina is therefore the successor-in-interest to Newisys;

WHEREAS, Sammina Corporation desires to obtain a confirmatory assignment confirming that any and all of my rights in the Patent have been assigned to Sammina as the successor-in-interest to Newisys.

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, and as a confirmation of my prior assignment of the Patent pursuant to the PIIA Agreements, to the extent that any of the following rights have not already been assigned to Newisys pursuant to the PIIA Agreements, I hereby:

- 1) Sell, assign and transfer to Sanmina the entire right, title and interest in the Patent and the inventions disclosed in, applications based upon, and patents granted upon (including foreign patents and the right to claim priority), the above-referenced Patent, including all rights to sue for past, present and future infringement of the Patent, the right to collect and receive any damages, royalties, or settlements for such past, present and future infringements, all rights to seek and obtain injunctive or other equitable relief, and any and all causes of action relating to any of the inventions or discoveries claimed in the Patent.
- 2) Agree that the terms, covenants and conditions of this assignment shall inure to the benefit of Sanmina, its successors, assigns and other legal representatives, and shall be binding upon me, as well as my heirs, legal representatives and assigns.

[Remainder of Page Left Blank Intentionally]

IN TESTIMONY WHEREOF, I hereunto set my hand this 4th day of May 2013.

#### David B. Glasco, by Sanmina Corporation, as Agent and Attorney-In-Fact

Robert Eulau

Executive Vice President and Chief Financial Officer

Sammina Corporation

STATE OF )

COUNTY OF)

On U June 2013, before me Helissa KRitchie
Notary Public, personally appeared Robort Eulau

proved to me on the basis of satisfactory evidence to be the person whose name is subscribed to the within instrument and acknowledged to me that he executed the same in his authorized capacity, and that by his signature on the instrument the person, or the entity upon behalf of which the person acted, executed the instrument.

Signature of Notary
Meleoscock Reliebee

MELISSA K. RITCHIE
Commission # 1981111
Notary Public - California
Santa Clara County
My Comm. Expires Jul 2, 2018

#### PATENT ASSIGNMENT

Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

#### **CONVEYING PARTY DATA**

Name	Execution Date
Sanmina Corporation	06/04/2013

#### RECEIVING PARTY DATA

Name:	Memory Integrity, LLC	
Street Address:	220 N. Market Street, Suite 806	
City:	Wilmington	
State/Country:	DELAWARE	
Postal Code:	19801	

#### PROPERTY NUMBERS Total: 55

Property Type	Number
Patent Number:	7921188
Patent Number:	7107409
Patent Number:	7103725
Patent Number:	7107408
Patent Number:	6986069
Patent Number:	6865595
Patent Number:	7395379
Patent Number:	7653790
Patent Number:	7103636
Patent Number:	7039740
Patent Number:	7155525
Patent Number:	7281055
Patent Number:	7251698
Patent Number:	7577755
Patent Number:	7418517

Patent Number:	8185602
Patent Number:	6934814
Patent Number:	6920532
Patent Number:	6925536
Patent Number:	7162589
Patent Number:	6950913
Patent Number:	7003633
Patent Number:	7103726
Patent Number:	7047372
Patent Number:	7222262
Patent Number:	7337279
Patent Number:	7024521
Patent Number:	7272688
Patent Number:	7346744
Patent Number:	7249224
Patent Number:	7334089
Patent Number:	7103823
Patent Number:	7069392
Patent Number:	7159137
Patent Number:	7395347
Patent Number:	7117419
Patent Number:	7386626
Patent Number:	7577727
Patent Number:	7194660
Patent Number:	7719964
Patent Number:	7296121
Patent Number:	7080284
Patent Number:	7386796
Patent Number:	7225327
Patent Number:	7512971
Patent Number:	7908648
Patent Number:	7561572
Patent Number:	7877629
Patent Number:	7647596
Patent Number:	7694309

	7492716
Patent Number:	8411591
Application Number:	13327483
Application Number:	11258228
Application Number:	13783190

#### **CORRESPONDENCE DATA**

Fax Number:

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Email: swood@farneydaniels.com

Correspondent Name: Stephanie Wood

Address Line 1: 800 S. Austin Ave., Unit 200 Address Line 4: Georgetown, TEXAS 78626

NAME OF SUBMITTER:	Stephanie R. Wood	
Signature:	/s/ Stephanie R. Wood	
Date: 06/11/2013		
	This document serves as an Oath/Declaration (37 CFR 1.63).	

#### Total Attachments: 7

source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page1.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page2.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page3.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page4.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page5.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page6.tif source=2013-06-04 Non-Confidential Version of Sanmina Assignment to Memory Integrity (ID 98283)#page7.tif

#### ASSIGNMENT

WHEREAS, Sanmina Corporation, with an office at 2700 North First Street, San Jose, California 95134, together with any successors, legal representatives or assigns thereof, called "Assignor") is the owner of and desires to assign the entire right, title, and interest in the Patents listed in the Patent List attached hereto (the "Patents");

AND WHEREAS, Memory Integrity, LLC, having a principal place of business at 4101 County Road 253, Stephenville, Texas 76401 (hereafter, together with any successors, legal representatives or assigns thereof, called "ASSIGNEE") wants to acquire the entire right, title and interest in and to said Patents and all the inventions therein, and Assignor is willing to enter into such assignment.

NOW, THEREFORE, effective on July 4, 2013 and in consideration of the sum of One Dollar (\$1.00) in hand paid and other good and valuable consideration the receipt of which from ASSIGNEE is hereby acknowledged, Assignor has sold, assigned, transferred and set over, and does hereby sell, assign, transfer and set over to ASSIGNEE the entire right, title and interest in and to the Patents, and any patents, patent applications, foreign patents, foreign patent applications, continuations, continuations—in-part, divisionals, extensions, renewals, reissues and re-examinations claiming priority directly from the Patents, including without limitation, all rights to claim priority directly therefrom, all rights to sue for past, present and future infringement, including the right to collect and receive any damages, royalties, or settlements for such infringements, and all rights to sue for injunctive or other equitable relief.

[Remainder of Page Left Blank Intentionally]

IN TESTIMONY WHEREOF, I hereunto set my hand this 44 day of June
2013.
Sanmina Corporation (Assignor)
By MITHELL
Name Rosser K. Europe
Title
STATE OF )
COUNTY OF )
On 4 2 13 before me Au 1852 K RITCHIE Notary Public, personally appeared Robert Eulau
proved to me on the basis of satisfactory evidence to be the person whose name is subscribed to the within instrument and acknowledged to me that he executed the same in his authorized
capacity, and that by his signature on the instrument the person, or the entity upon behalf of which the person acted, executed the instrument.
Signature of Notary  MULLAGAK PUTCHE  Commission # 1881111  Notary Public - California  Sama Clara County  My Comm. Esores Jul 2, 2018

#### PATENT LIST

Patent Patent Title Filing US  7,921,188 COMPUTER SYSTEM PARTITIONING USING DATA 8/16/ TRANSFER ROUTING MECHANISM  7,107,409 METHODS AND APPARATUS FOR SPECULATIVE 3/22/	••••••
TRANSFER ROUTING MECHANISM	·····
M C DAY CO.	Z001
7,107,409 METHODS AND APPARATUS FOR SPECULATIVE 3/27/	
AC WANT	2002
PROBING AT A REQUEST CLUSTER	
7,103,725 METHODS AND APPARATUS FOR SPECULATIVE 3/22/	2002
PROBING WITH EARLY COMPLETION AND	
DELAYED REQUEST	
7,107,408 METHODS AND APPARATUS FOR SPECULATIVE 3/22/	2002
PROBING WITH EARLY COMPLETION AND EARLY	
REQUEST	
6,986,069 METHODS AND APPARATUS FOR STATIC AND 7/1/2	002
DYNAMIC POWER MANAGEMENT OF COMPUTER	
SYSTEMS	
6,865,595 METHODS AND APPARATUS FOR SPECULATIVE 5/28/	2002
PROBING OF A REMOTE CLUSTER	
7,395,379 METHODS AND APPARATUS FOR RESPONDING TO 5/13/2	2002
A REQUEST CLUSTER	
7,653,790 METHODS AND APPARATUS FOR RESPONDING TO 5/13/2	2002
A REQUEST CLUSTER	
7,103,636 METHODS AND APPARATUS FOR SPECULATIVE 5/28/2	2002
PROBING OF A REMOTE CLUSTER	
7,039,740 INTERRUPT HANDLING IN SYSTEMS HAVING 7/19/2	2002
MULTIPLE MULTI-PROCESSOR CLUSTERS	
7,155,525 TRANSACTION MANAGEMENT IN SYSTEMS 5/28/2	2002
HAVING MULTIPLE MULTI-PROCESSOR	
CLUSTERS	
7,281,055 ROUTING MECHANISMS IN SYSTEMS HAVING 5/28/2	2002
MULTIPLE MULTI-PROCESSOR CLUSTERS	
7,251,698 ADDRESS SPACE MANAGEMENT IN SYSTEMS 5/28/2	2002
HAVING MULTIPLE MULTI-PROCESSOR	
CLUSTERS	
7,577,755 METHODS AND APPARATUS FOR DISTRIBUTING 11/19/	2002
SYSTEM MANAGEMENT SIGNALS	
7,418,517 METHODS AND APPARATUS FOR DISTRIBUTING 1/30/2	:003
SYSTEM MANAGEMENT SIGNALS	

Memory Integrity-Sanmina Agreement

8,185,602	TRANSACTION PROCESSING USING MULTIPLE	11/5/2002
	PROTOCOL ENGINES IN SYSTEMS HAVING	
	MULTIPLE MULTI-PROCESSOR CLUSTERS	
6,934,814	CACHE COHERENCE DIRECTORY EVICTION	11/5/2002
	MECHANISMS IN MULTIPROCESSOR SYSTEMS	
	WHICH MAINTAIN TRANSACTION ORDERING	
6,920,532	CACHE COHERENCE DIRECTORY EVICTION	11/5/2002
	MECHANISMS FOR MODIFIED COPIES OF	
	MEMORY LINES IN MULTIPROCESSOR SYSTEMS	
6,925,536	CACHE COHERENCE DIRECTORY EVICTION	11/5/2002
	MECHANISMS FOR UNMODIFIED COPIES OF	
	MEMORY LINES IN MULTIPROCESSOR SYSTEMS	
7,162,589	METHODS AND APPARATUS FOR CANCELING A	12/16/2002
	MEMORY DATA FETCH	
6,980,913	METHODS AND APPARATUS FOR MULTIPLE	11/8/2002
	CLUSTER LOCKING	
7,003,633	METHODS AND APPARATUS FOR MANAGING	11/4/2002
	PROBE REQUESTS	
7,103,726	METHODS AND APPARATUS FOR MANAGING	11/4/2002
	PROBE REQUESTS	
7,047,372	MANAGING I/O ACCESSES IN MULTIPROCESSOR	4/15/2003
	SYSTEMS	
7,222,262	METHODS AND DEVICES FOR INJECTING	8/5/2003
	COMMANDS IN SYSTEMS HAVING MULTIPLE	
	MULTI-PROCESSOR CLUSTERS	
7,337,279	METHODS AND APPARATUS FOR SENDING	6/27/2003
	TARGETED PROBES	
7,024,521	MANAGING SPARSE DIRECTORY EVICTIONS IN	4/24/2003
	MULTIPROCESSOR SYSTEMS VIA MEMORY	
	LOCKING	
7,272,688	METHODS AND APPARATUS FOR PROVIDING	4/28/2003
	CACHE STATE INFORMATION	
7,346,744	METHODS AND APPARATUS FOR MAINTAINING	5/9/2003
	REMOTE CLUSTER STATE INFORMATION	
7,249,224	METHODS AND APPARATUS FOR PROVIDING	8/5/2003
7,249,224	- Expression of the Caracter C	QC 537 ZASSS 5.3
7,249,224	EARLY RESPONSES FROM A REMOTE DATA	0.072000

Memory Integrity-Sanmina Agreement

7,334,089	METHODS AND APPARATUS FOR PROVIDING CACHE STATE INFORMATION	5/20/2003
7,103,823	COMMUNICATION BETWEEN MULTI-PROCESSOR	8/5/2003
1,000,000	CLUSTERS OF MULTI-CLUSTER COMPUTER SYSTEMS	8/3/28833
7,069,392	METHODS AND APPARATUS FOR EXTENDED	6/12/2003
	PACKET COMMUNICATIONS BETWEEN MULTIPROCESSOR CLUSTERS	
7,159,137	SYNCHRONIZED COMMUNICATION BETWEEN	8/5/2003
	MULTI-PROCESSOR CLUSTERS OF MULTI- CLUSTER COMPUTER SYSTEMS	
7,395,347	COMMUNICATION BETWEEN AND WITHIN	8/5/2003
	MULTI-PROCESSOR CLUSTERS OF MULTI-	0/3/2003
	CLUSTER COMPUTER SYSTEMS	
7,117,419	RELIABLE COMMUNICATION BETWEEN MULTI-	8/5/2003
	PROCESSOR CLUSTERS OF MULTI-CLUSTER	
7,386,626	COMPUTER SYSTEMS	***************************************
7,380,020	BANDWIDTH, FRAMING AND ERROR DETECTION	6/23/2003
	IN COMMUNICATIONS BETWEEN MULTI- PROCESSOR CLUSTERS OF MULTI-CLUSTER	
	COMPUTER SYSTEMS	
	W. W. LANK CO. L. CO. A. E. STANCE	
7,577,727	DYNAMIC MULTIPLE CLUSTER SYSTEM	6/27/2003
	RECONFIGURATION	
7,194,660	MULTI-PROCESSING IN A BIOS ENVIRONMENT	6/23/2003
7,719,964	DATA CREDIT POOLING FOR POINT-TO-POINT	8/12/2004
N. N. J. J. N. J.	LINKS	
7,296,121	REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS	10/15/2004
7,080,284	COMPUTER SERVER ARCHITECTURE AND	7/19/2002
	DIAGNOSTIC FRAMEWORK FOR TESTING SAME	
7,386,796	METHOD AND EQUIPMENT ADAPTED FOR	4/1/2003
	MONITORING SYSTEM COMPONENTS OF A DATA	76 47 E 0 0 D
	PROCESSING SYSTEM	
7,225,327	METHOD, SYSTEM, SOFTWARE AND PROCESSOR	4/11/2003
	FOR INITIALIZING INFORMATION SYSTEMS	
	OPERATING IN HEADLESS AND NON-HEADLESS	
	ENVIRONMENTS	
7,512,971	METHOD AND SYSTEM FOR ENABLING REMOTE	1/20/2004
1,000,000	ACCESS TO A COMPUTER SYSTEM	1/29/2004
	A A A A A A A A A A A A A A A A A A A	
*******************************		***************************************

Memory Integrity-Sammina Agreement

7,908,648	METHOD AND SYSTEM FOR ENABLING REMOTE	2/17/2009
	ACCESS TO A COMPUTER SYSTEM	
7,561,572	SYNTHESIS OF GLOBAL TRANSACTION TAGS	7/20/2005
7,877,629	FACILITATING HANDLING OF EXCEPTIONS IN A	6/1//2005
	PROGRAM IMPLEMENTING A M-ON-N	
	THREADING MODEL	
7,647,596	METHOD FOR SHARING A DATA STORE ACROSS	12/8/2005
	EVENT MANAGEMENT FRAMEWORKS AND	
	SYSTEM COMPRISING SAME	
7,694,309	METHOD FOR FACILITATING UNIFICATION OF	2/14/2006
	EVENT FRAMEWORK VIEWS AND SYSTEM	
	COMPRISING SAME	
7,492,716	METHOD FOR EFFICIENTLY RETRIEVING	10/26/2005
	TOPOLOGY-SPECIFIC DATA FOR POINT-TO-POINT	
	NETWORKS	
8,411,591	METHOD FOR EFFICIENTLY RETRIEVING	2/4/2009
	TOPOLOGY-SPECIFIC DATA FOR POINT-TO-POINT	
	NETWORKS	
Foreign		
Australia	COMPUTER SYSTEM PARTITIONING USING DATA	8/9/2002
2002324671	TRANSFER ROUTING MECHANISM	
Germany	METHODS AND APPARATUS FOR MULTIPLE	11/4/2003
1561162	CLUSTER LOCKING	
France	METHODS AND APPARATUS FOR MULTIPLE	11/4/2003
1561162	CLUSTER LOCKING	
United Kingdom	METHODS AND APPARATUS FOR MULTIPLE	11/4/2003
1561162		
2002604	CLUSTER LOCKING	
Italy	CLUSTER LOCKING METHODS AND APPARATUS FOR MULTIPLE	11/4/2003
	<u> </u>	11/4/2003
Italy	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING	
Italy 1561162	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING	11/4/2003 7/29/2004
Italy 1561162 United Kingdom	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING METHODS AND APPARATUS FOR PROVIDING	
Italy 1561162 United Kingdom 1652091	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING METHODS AND APPARATUS FOR PROVIDING EARLY RESPONSES FROM A REMOTE DATA	7/29/2004
Italy 1561162 United Kingdom 1652091 China	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING METHODS AND APPARATUS FOR PROVIDING EARLY RESPONSES FROM A REMOTE DATA CACHE	
Italy 1561162 United Kingdom 1652091 China	METHODS AND APPARATUS FOR MULTIPLE CLUSTER LOCKING METHODS AND APPARATUS FOR PROVIDING EARLY RESPONSES FROM A REMOTE DATA CACHE METHODS AND APPARATUS FOR PROVIDING	7/29/2004

Pending Patent Applications Application/ Serial Number	Patent Application Title	Filing Date
EP 02759329.2	COMPUTER SYSTEM PARTITIONING USING DATA TRANSFER ROUTING MECHANISM	8/9/2002
13/327,483	TRANSACTION PROCESSING USING MULTIPLE PROTOCOL ENGINES IN SYSTEMS HAVING MULTIPLE MULTI-PROCESSOR CLUSTERS	12/15/2011
11/258,228	METHOD FOR EFFICIENTLY CALCULATING DEADLOCK-FREE OPTIMAL ROUTING MATRICES FOR N-NODE POINT TO POINT NETWORKS	10/24/2005
13/783,190	METHOD FOR EFFICIENTLY RETRIEVING TOPOLOGY-SPECIFIC DATA FOR POINT-TO-POINT NETWORKS	3/1/2013

Memory Integrity-Sanmina Agreement -



#### UNITED STATES PATENT AND TRADEMARK OFFICE

10/24/2007

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

 APPLICATION NO.
 ISSUE DATE
 PATENT NO.
 ATTORNEY DOCKET NO.
 CONFIRMATION NO.

 10/966,161
 11/13/2007
 7296121
 NWISP052
 6289

22434 7590

BEYER WEAVER LLP P.O. BOX 70250 OAKLAND, CA 94612-0250

#### **ISSUE NOTIFICATION**

The projected patent number and issue date are specified above.

#### Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 250 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Eric Morton, Austin, TX; Rajesh Kota, Austin, TX; Adnan Khaleel, Austin, TX; David B. Glasco, Austin, TX;

IR103 (Rev. 11/05)

PART B - FEE(S) TRANSMITTAL VP E and send this form, Ogether with applicable fee(s), to: Mail Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 AUG 10 2007 Alexandria, Virginia 22313-1450 or Fax (571)-273-2885 form should be used for transferling the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where orders and notification of maintenance fees will be mailed to the current correspondence address as record below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for income. Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. CURRENT CORREST ONDENCE ADDRESS (Note: Use Block 1 for any change of address) 07/16/2007 -22434 7590 Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below. BEYER WEAVER LLP P.O. BOX 70250 OAKLAND, CA 94612-0250 (Depositor's name Mia Mitchell-Hayne (Signature Ø (Date FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. FILING DATE APPLICATION NO. NWISP052 6289 10/966,161 10/15/2004 Eric Morton . FITTLE OF INVENTION: REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS PUBLICATION FEE DUE PREV. PAID ISSUE FEE TOTAL FEE(S) DUE DATE DUE SMALL ENTITY ISSUE FEE DUE APPLN, TYPE 10/16/2007 \$1700 NO \$1400 \$300 nonprovisional 08/10/2007 CNEGA2 UUUUUU01 10966161 ART UNIT CLASS-SUBCLASS **EXAMINER** 1400.00 OP 300.00 OP 01 FC:1501 711-148000 PEUGH, BRIAN R 2187 02 FC:1504 Beyer Weaver LLP 2. For printing on the patent from page 4801 1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). (1) the names of up to 3 registered patent attorneys Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment. (B) RESIDENCE: (CITY and STATE OR COUNTRY) (A) NAME OF ASSIGNEE NEWISYS, INC. AUSTIN, TEXAS Please check the appropriate assignee category or categories (will not be printed on the patent): 🔲 Individual 🚨 Corporation or other private group entity 🔲 Government

Please check the appropriate assignee category or categories (will not be printed on the patent):

4a. The following fee(s) are submitted:

4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)

A check is enclosed.

| A check is enclosed.
| Publication Fee (No small entity discount permitted)
| Advance Order - # of Copies 10 | Payment by credit card. Form PTO-2038 is attached.
| The Director is hereby authorized to charge the complete Card. (s), any deficiency, or credit any overpayment, to Deposit Account Number 50=0388 (enclose an extra copy of this form).

Change in Entity Status (from status indicated above)
 a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

Authorized Signature

☐ b. Applicant is no longer claiming SMALL ENTITY status. Sec.37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

terest as snown by the records of the Office.

Date 8/7/2007

Registration No. 37,460

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address. COMMISSIONER FOR PATENTS P.O. BOX 459 Alexandra, Virginia 22313-1450 www.uspfo.gov

#### NOTICE OF ALLOWANCE AND FEE(S) DUE

22434

7590

07/16/2007

BEYER WEAVER LLP P.O. BOX 70250 OAKLAND, CA 94612-0250 EXAMINER

PEUGH, BRIAN R

ART UNIT PAPER NUMBER

2187

DATE MAILED: 07/16/2007

1	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	10/966.161	10/15/2004	Eric Morton	NWISP052	. 6289

TITLE OF INVENTION: REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/16/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

#### HOW TO REPLY TO THIS NOTICE:

Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.
- B. If the status above is to be removed, check box 5b on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

- A. Pay TOTAL FEE(S) DUE shown above, or
- B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.
- II. PART B FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.
- III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

#### PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450
Alexandria, Virginia 22313-1450 or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks I through 5 should be completed where

ppropriate. All further ondicated unless correcte naintenance fee notificat	correspondence including debelow or directed other constitutions.	ig the Patent, advance or serwise in Block I, by (a	ders and notification of m ) specifying a new corresp	naintenance fees will be condence address; and/or	mailed to the current or (b) indicating a separate	correspondence address as rate "FEE ADDRESS" for
		ock 1 for any change of address)	Feel	Transmittal This certif	icate cannot be used for	r domestic mailings of the or any other accompanying nt or formal drawing, must
22434	7590 07/16/	/2007				
BEYER WEAV P.O. BOX 70250 OAKLAND, CA	· ·	•	I her State addr trans	eby certify that this Fee( is Postal Service with sul essed to the Mail Stop mitted to the USPTO (57	e of Mailing or Transmanns of Transmittal is being ficient postage for firs ISSUE FEE address 1) 273-2885, on the date	deposited with the United t class mail in an envelope above, or being facsimile ate indicated below.
•						(Depositor's name)
•						(Signature)
						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTO	PRNEY DOCKET NO.	CONFIRMATION NO.
10/966,161	10/15/2004		Eric Morton		NWISP052	6289
TTLE OF INVENTION	: REDUCING PROBE T	TRAFFIC IN MULTIPRO	OCESSOR SYSTEMS			
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/16/2007
EXAM	INER	ART UNIT	CLASS-SUBCLASS	·	•	.*
PEUGH, I	BRIAN R	2187	711-148000			
CFR 1.363).  Change of corresp Address form PTO/Si  "Fee Address" ind	ence address or indicatio ondence address (or Cha B/122) attached. lication (or "Fee Address 12 or more recent) attact	ange of Correspondence	or agents OR, alternative	3 registered patent attorvely, e firm (having as a memligent) and the names of uneys or agents. If no nar	_	
3. ASSIGNEE NAME A PLEASE NOTE: Uni recordation as set fort (A) NAME OF ASSIGNATION	less an assignee is ident th in 37 CFR 3.11. Comp	A TO BE PRINTED ON tified below, no assignee pletion of this form is NO	THE PATENT (print or type data will appear on the pertian and	atent. If an assignee is i assignment.		ocument has been filed for
Please check the appropr	riate assignee category or	r categories (will not be p	rinted on the patent):	Individual Corpora	tion or other private gro	oup entity Government
	are submitted: No small entity discount # of Copies	permitted)	b. Payment of Fee(s): (Plea     A check is enclosed.     Payment by credit car     The Director is hereby overpayment, to Depo	d. Form PTO-2038 is att	ached.	shown above)  ficiency, or credit any n extra copy of this form).
5. Change in Entity Sta	itus (from status indicate as SMALL ENTITY stat		☐ b. Applicant is no lon	ger claiming SMALL EN	TITY status See 37 C	FR 1.27(g)(2).
NOTE: The Issue Fee an	nd Publication Fee (if requested of the United Sta	quired) will not be accepte	ed from anyone other than to Office.	he applicant; a registered	attorney or agent; or the	he assignee or other party in
Typed or printed nam	ne			Registration No		
This collection of inform an application. Confider submitting the complete this form and/or suggest Box 1450, Alexandria, V Alexandria, Virginia 22:	nation is required by 37 ontiality is governed by 33 od application form to the constant of th	CFR 1.311. The informati 5 U.S.C. 122 and 37 CFR e USPTO. Time will varurden, should be sent to the O NOT SEND FEES OR	on is required to obtain or 1.14. This collection is esty depending upon the individual of the Complete of the			d by the USPTO to process) ng gathering, preparing, and me you require to complete artment of Commerce, P.O. for Patents, P.O. Box 1450, I number.



### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOX 1459 Alexandria, Virginia 22313-1450

APPLICATION NO.	FI	LING DATE		FIRST NAMED INVENTOR	АТ	TORNEY DOCKET NO.	CONFIRMATION NO.
10/966,161		10/15/2004		Eric Morton		NWISP052	6289
22434	7590	07/16/2007				EXAM	IINER
BEYER WEA	VER LLI	•				PEUGH,	BRIAN R
P.O. BOX 7025	50		•			ART UNIT	PAPER NUMBER
OAKLAND, C	A 94612-0	250			. DA	2187 TE MAIL ED: 07/16/200	7

### Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 250 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 250 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 (571)-272-4200.

·		
	Application No.	Applicant(s)
AL AL FAH. LIPA	10/966,161	MORTON ET AL.
Notice of Allowability	Examiner	Art Unit
	Brian R. Peugh	2187
The MAILING DATE of this communication appropriate All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this ap ) or other appropriate communication IGHTS. This application is subject to	plication. If not included not will be mailed in due course. THIS
1. This communication is responsive to the filing of 10/15/04.		
2.   The allowed claim(s) is/are 1-7 & 9-26, now renumbered a	<u>is 1-25</u> .	•
<ul> <li>3. ☐ Acknowledgment is made of a claim for foreign priority unal formula.</li> <li>a) ☐ All b) ☐ Some* c) ☐ None of the:</li> <li>1. ☐ Certified copies of the priority documents have</li> </ul>		
2.   Certified copies of the priority documents have	e been received in Application No	·
<ol> <li>Copies of the certified copies of the priority do         International Bureau (PCT Rule 17.2(a)).     </li> <li>* Certified copies not received:</li> </ol>	cuments have been received in this	national stage application from the
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv		
5. CORRECTED DRAWINGS (as "replacement sheets") must	st be submitted.	
(a) including changes required by the Notice of Draftspers	son's Patent Drawing Review ( PTO-	948) attached
1)  hereto or 2)  to Paper No./Mail Date		
(b) ☐ including changes required by the attached Examiner Paper No./Mail Date	s Amendment / Comment or in the C	Office action of
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t		
<ol> <li>DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT</li> </ol>	osit of BIOLOGICAL MATERIAL r FOR THE DEPOSIT OF BIOLOGIC	must be submitted. Note the AL MATERIAL.
Attachment(s)		
1. Notice of References Cited (PTO-892)	5. Notice of Informal P	• •
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6.  Interview Summary Paper No./Mail Da	
<ol> <li>Information Disclosure Statements (PTO/SB/08),</li> <li>Paper No./Mail Date 6/18/07</li> </ol>	7. 🛛 Examiner's Amendr	ment/Comment
<ol> <li>Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ol>		ent of Reasons for Allowance
	9. 🔲 Other	
U.S. Patent and Trademark Office		
PTOL-37 (Rev. 08-06)	otice of Allowability	Part of Paper No./Mail Date 20070625

Application/Control Number: 10/966,161

Art Unit: 2187

Information Disclosure Statement

Page 2

The information disclosure statement (IDS) submitted on June 18, 2007 is in

compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure

statement is being considered by the examiner.

**EXAMINER'S AMENDMENT** 

An examiner's amendment to the record appears below. Should the changes

and/or additions be unacceptable to applicant, an amendment may be filed as provided

by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be

submitted no later than the payment of the issue fee.

The application has been amended as follows:

Specification page 1, line 10: Insert --, now U.S. Patent No. 7,003,633,-- before

"for".

Specification page 1, line 14: Insert --, now U.S. Patent No. 7,103,726,-- before

"for".

The numbering of claims is not in accordance with 37 CFR 1.126 which requires

the original numbering of the claims to be preserved throughout the prosecution. When

claims are canceled, the remaining claims must not be renumbered. When new claims

are presented, they must be numbered consecutively beginning with the number next

following the highest numbered claims previously presented (whether entered or not).

Misnumbered claims 9-26 been renumbered as 8-25 as seen below:

Claim 9, line 1: Replace "9" with -8--.

39

Art Unit: 2187

Claim 10, line 1: Replace "10" with -9--.

Claim 10, line 1: Replace " claim 9" with -claim 8--.

Claim 11, line 1: Replace "11" with -10--.

Claim 11, line 1: Replace "claim 10" with -claim 9--.

Claim 12, line 1: Replace "12" with -11--.

Claim 13, line 1: Replace "13" with -12--.

Claim 13, line 1: Replace "claim 12" with -claim 11--.

Claim 14, line 1: Replace "14" with -13--.

Claim 14, line 1: Replace "claim 12" with -claim 11--.

Claim 15, line 1: Replace "15" with -14--.

Claim 16, line 1: Replace "16" with -15--.

Claim 17, line 1: Replace "17" with -16--.

Claim 18, line 1: Replace "18" with -17--.

Claim 18, line 1: Replace "claim 17" with -claim 16--.

Claim 19, line 1: Replace "19" with -18--.

Claim 19, line 1: Replace "claim 18" with -claim 17--.

Claim 20, line 1: Replace "20" with -19--.

Claim 20, line 2: Replace "claim 17" with -claim 16--.

Claim 21, line 1: Replace "21" with -20--.

Claim 21, line 1: Replace "claim 20" with -claim 19--.

Claim 22, line 1: Replace "22" with -21--.

Claim 22, line 1: Replace "claim 21" with -claim 20--.

Application/Control Number: 10/966,161

Art Unit: 2187

Claim 23, line 1: Replace "23" with -22--.

Claim 23, line 1: Replace "claim 20" with -claim 19--.

Claim 24, line 1: Replace "24" with -23--.

Claim 24, line 1: Replace "claim 23" with -claim 22--.

Claim 25, line 1: Replace "25" with -24--.

Claim 25, line 2: Replace "claim 17" with -claim 16--.

Claim 26, line 1: Replace "26" with -25--. REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: The prior art, including that of Mudgett et al., Razdan et al., Keller et al., and Guo et al. teach related probing systems but fail to teach the combination including the limitation of:

(Claim 1) "...a probe filtering unit which is operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories";

(Filed Claim 17, new claim 16) "...the probe filtering unit being operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories";

(Filed Claim 26, new claim 25) "...evaluating the probe with the probe filtering unit to determine whether a valid copy of the memory line is in any of the cache

Art Unit: 2187

memories, the evaluating being done with reference to probe filtering information associated with the probe filtering unit and representative of states associated with selected ones of the cache memories; transmitting the probe from the probe filtering unit only to selected ones of the processing nodes identified by the evaluating; accumulating probe responses from the selected processing nodes with the probe filtering unit; and responding to the probe from the first processing node only with the probe filtering unit".

The dependent claims are allowable as being dependent upon, and thus incorporating therein, the allowable subject matter of the respective parent claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is (571) 272-4199. The examiner can normally be reached on Monday-Thursday from 7:00am to 4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (571) 272-4201. The fax phone number

Application/Control Number: 10/966,161 Page 6

Art Unit: 2187

for the organization where this application or proceeding is assigned is (703) 872-9306872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian R. Peugh-Primary Examiner

June 25, 2007

PTO/SB/08a (08-03 )

Approved for use through 07/31/2008. OMB 0851-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

#### **Application Number** 10966161 Filing Date 2004-10-15 **INFORMATION DISCLOSURE** Morton et al. First Named Inventor STATEMENT BY APPLICANT 2187 Art Unit ( Not for submission under 37 CFR 1.99) PEUGH, BRIAN R. **Examiner Name** Attorney Docket Number NWISP052

			Remove				
Examin Initial*		Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
/BP/		1	6292906		2001-09-18	Fu et al.	
		2	6209055		2001-03-27	Van Doren et al.	·
		3	6052769		2000-04-18	Huff et al.	
		4	6073210		2000-06-06	Palanca et al.	
		5	6122715	·	2000-09-19	Palanca et al.	
		6	6173393		2001-01-09	Palanca et al.	
	-	7	6205520		2001-03-20	Palanca et al.	
		8	6343347		2002-01-29	Arimilli et al.	

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99) Application Number 10966161 Filing Date 2004-10-15 First Named Inventor Morton et al. Art Unit 2187 Examiner Name PEUGH, BRIAN R. Attorney Docket Number NWISP052

/BP/	9	6665767		2003-12	2-16	Comisky et al.			·		
/BP/	10	6751721		2004-06	6-15	Webb et al.					
If you wis	h to a	dd additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add		
U.S.PATENT APPLICATION PUBLICATIONS Remove											
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publica Date	ation	Name of Pate of cited Docu	entee or Applicant ment	Releva		Lines where, ges or Relev	
/BP/	1	20040255002		2004-12	2-16	Kota et al.					
/BP/	2	20040088494		2004-05	5-06	Glasco					
/BP/	3	20020083149		2002-06	3-27	Van Huben et	al.				
/BP/	4	20030210655		2003-11	I-13	Glasco					
If you wis	h to ac	ld additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Add	d button	Add		
				FOREIG	SN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup>		Kind Code <sup>4</sup>	Publication Date	Applicant of cited		where Rel	or Relevant	T5
·	1		į.								
If you wis	h to ac	dd additional Foreign Pa	atent Do	cument	citation	information pl	ease click the Add	button	Add		
	NON-PATENT LITERATURE DOCUMENTS Remove										

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99) Application Number 10966161 Filing Date 2004-10-15 First Named Inventor Morton et al. Art Unit 2187 Examiner Name PEUGH, BRIAN R. Attorney Docket Number NWISP052

Examiner Initials*	Examiner Initials*  Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.							
	1							
If you wis	h to ac	dd additional non-patent literature document citat	ion information please click the Add b	utton Add				
		EXAMINER	SIGNATURE					
Examiner	Signa	ature /Brian Peugh/	Date Considered	06/25/2007				
		nitial if reference considered, whether or not citati conformance and not considered. Include copy		_				
Standard ST	r.3). <sup>3</sup> F cument	of USPTO Patent Documents at <a href="https://www.USPTO.GOV">www.USPTO.GOV</a> or MPEPFor Japanese patent documents, the indication of the year of by the appropriate symbols as indicated on the document uranslation is attached.	the reign of the Emperor must precede the ser	ial number of the patent doc	ument.			

PTO/SB/08a (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

:	Application Number		10966161	
	Filing Date		2004-10-15	
INFORMATION DISCLOSURE	First Named Inventor Morton		rton et al.	
STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Art Unit		2187	
(Not 101 Submission under 51 Of K 1.55)	Examiner Name	PEUG	SH, BRIAN R.	
	Attorney Docket Number	er	NWISP052	

:		Remove				
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
/BP/	1	6760809		2004-07-06	Arimilli et al.	
	2	6148378		2000-11-14	Bordaz et al.	·
	3	5829032		1998-10-27	Komuro et al.	
	4	6633945		2003-10-14	Fu et al.	
	5	5394555		1995-02-28	Hunter et al.	
	6	6018791		2000-01-25	Arimilli et al.	
	7	6038652		2000-03-14	Van Huben et al.	
V	8	6192451		2001-02-20	Arimilli et al.	

( Not for submission under 37 CFR 1.99)

Application Number		10966161			
Filing Date		2004-10-15			
First Named Inventor Morto		n et al.			
Art Unit		2187			
Examiner Name PEUG		SH, BRIAN R.			
Attorney Docket Number		NWISP052			

/BP/	9	6330643	2001-12-11	Arimilli et al.	
	10	6334172	2001-12-25	Arimilli et al.	
	11	6405289	2002-06-11	Arimilli et al.	
	12	6542926	2003-04-01	Zalewski et al.	
	13	6631447	2003-10-07	Morioka et al.	
,	14	6738870	2004-05-18	Van Huben et al.	
	15	6738871	2004-05-18	Van Huben et al.	·
	16	6892282	2005-05-10	Hass et al.	
	17	6189078	2001-02-13	Bauman et al.	
	18	6338122	2002-01-08	Baumgartner et al.	
$\bigvee$	19	6760819	2004-07-06	Dhong et al.	

# Application Number 10966161 Filing Date 2004-10-15 First Named Inventor Morton et al. Art Unit 2187 Examiner Name PEUGH, BRIAN R. Attorney Docket Number NWISP052

/BP/	20	6292705	2001-09-18	Wang et al.	
	21	6615319	2003-09-02	Khare et al.	•
	22	5195089	1993-03-16	Sindhu	
	23	6865595	2005-03-08	Glasco	
	24	6754782	2004-06-22	Arimilli et al.	
	25	6067603	2000-05-23	Carpenter et al.	
	26	6751698	2004-06-15	Deneroff et al.	
	27	6704842	2004-03-09	Janakiraman et al.	
	28	6633960	2003-10-14	Kessler et al.	
	29	5692123	1997-11-25	Logghe	
$\bigvee$	30	6467007	2002-10-15	Armstrong et al.	

### INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number		10966161		
Filing Date		2004-10-15		
First Named Inventor	Morto	n et al.		
Art Unit		2187		
Examiner Name	PEUG	GH, BRIAN R.		
Attorney Docket Numb	er	NWISP052		

/BP/	31	6463529		2002-10-08	Miller et al.	
/BP/	32	7003633		2006-02-21	Glasco	
If you wis	h to a	dd additional U.S. Paten	t citatio	n information pl	lease click the Add button.	Add
			U.S.P	ATENT APPLI	CATION PUBLICATIONS	Remove
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
/BP/	1	20030195939		2003-10-16	Edirisooriya et al.	·
	2	20030009623		2003-01-09	Arimilli et al.	
	3	20020052914		2002-05-02	Zalewski et al.	
	4	20020083243		2002-06-27	Van Huben	
	5	20040073755		2004-04-15	Webb et al.	
	6	20030212741		2003-11-13	Glasco	
V	7	20030233388		2003-12-18	Glasco et al.	

# Application Number 10966161 Filing Date 2004-10-15 First Named Inventor Morton et al. Art Unit 2187 Examiner Name PEUGH, BRIAN R. Attorney Docket Number NWISP052

/BP/	8	20030182509		2003-09	9-25	Glasco					
	9	20030182514		2003-09	9-25	Glasco					
	10	20030182508		2003-09	)-25	Glasco					
	11	20020007463		2002-01	I-17	Fung					
	12	20010037435		2001-11	I-01	Van Doren					
	13	20030196047		2003-10-16		Kessler et al.					
<b>\</b>	14	20020087811		2002-07	<b>'-</b> 04	Khare et al.				·	
If you wis	h to ac	dd additional U.S. Publi	shed Ap	plication	citation	information p	lease click the Ado	d buttor	. Add		
*				FOREIG	GN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup>		Kind Code4	Publication Date	Name of Patentee Applicant of cited Document	e or	where Rel	or Relevant	T5
/BP/	1	WO 0239242	wo			2002-05-16	SOKWOO et al.				
If you wisl	h to ac	dd additional Foreign Pa	atent Do	cument	citation	information pl	ease click the Add	button	Add		
	NON-PATENT LITERATURE DOCUMENTS Remove										

### INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number		10966161				
Filing Date		2004-10-15				
First Named Inventor	Morto	n et al.				
Art Unit		2187				
Examiner Name	PEUG	GH, BRIAN R.				
Attorney Docket Numb	er	NWISP052				

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	<b>T</b> 5
/BP/ 1		Application No: 10/288,347 (Now US Patent No. 7,003,633), Notice of Allowance, dated September 12, 2005 (Atty Dkt: NWISP024)	
	2	Application No: 10/288,347 (Now US Patent No. 7,003,633), First Office Action, dated November 18, 2004 (Atty Dkt: NWISP024)	
	3	KIM et al., "Power-aware Partitioned Cache Architectures", 2001 ACM p. 6467	
	4	POWELL et al., "Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping" 2001 IEEE, p. 54-65	
	5	CULLER, D.E., J. P. Singh, A. Gupta, "Parallel Computer Architecture", 1999 Morgan Kaufmann, San Francisco, CA USA XP002277658	
	6	TANENBAUM, Andrew, "Computer Networks", Computer Networks, London: Prentice Hall International, GB, 1996, pp. 345-403, XP002155220	
	7	Application No: 10/288,347 (Now US Patent No. 7,003,633), Final Office Action, dated May 12, 2005 (Atty Dkt: NWISP024)	
	8	U.S. Office Action mailed September 22, 2004, from Application No. 10/106,426 [NWISP002].	
	9	U.S. Office Action mailed March 7, 2005, from Application No. 10/106,426 [NWISP002].	
<b>V</b>	10	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,426 [NWISP002].	

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT ( Not for submission under 37 CFR 1.99) Application Number 10966161 Filing Date 2004-10-15 First Named Inventor Morton et al. Art Unit 2187 Examiner Name PEUGH, BRIAN R. Attorney Docket Number NWISP052

/BP/	11	U.S. Office Action mailed September 23, 2004, from Application No. 10/106,430 [NWISP003].	
	12	U.S. Office Action mailed March 10, 2005, from Application No. 10/106,430 [NWISP003].	
	13	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,430 [NWISP003].	
	14	U.S. Office Action mailed September 22, 2004, from Application No. 10/106,299 [NWISP004].	
	15	U.S. Office Action mailed March 10, 2005, from Application No. 10/106,299 [NWISP004].	
	16	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,299 [NWISP004].	
	17	U.S. Office Action mailed July 20, 2005, from Application No. 10/608,846 [NWISP030].	
	18	U.S. Office Action mailed September 9, 2005, from Application No. 10/462,015 [NWISP040].	
	19	U.S. Office Action mailed September 9, 2005, from Application No. 10/426,084 [NWISP033].	
	20	U.S. Office Action mailed November 2, 2005, from Application No. 10/106/430 [NWISP003].	
$\bigvee$	21	U.S. Office Action mailed October 5, 2005, from Application No. 10/635,703 [NWISP036].	

Application Number		10966161				
Filing Date		2004-10-15				
First Named Inventor	Morto	n et al.				
Art Unit		2187				
Examiner Name	PEUG	GH, BRIAN R.				
Attorney Docket Numb	er	NWISP052				

EXAMINER SIGNATURE									
Examiner Signature	/Brian Peugh/	Date Considered	06/25/2007						
citation it not in contorn	nance and not considered. Include or	ony of this form with next communication.	to applicant						
		opy of this form with next communication  PEP 901.04. <sup>2</sup> Enter office that issued the docume							



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1430 Alexandra, Virginia 22313-1450 www.urple.gov

## 

Bib Data Sheet

**CONFIRMATION NO. 6289** 

SERIAL NUMBE 10/966,161	R FILING OR 371(c) DATE 10/15/2004 RULE 1.47	<b>CLASS</b> 711	GROUP A		ATTORNEY DOCKET NO. NWISP052				
Eric Morton, Austin, TX; Rajesh Kota, Austin, TX; Adnan Khaleel, Austin, TX; David B. Glasco, Austin, TX; This application is a CIP of 10/288,347 11/04/2002 PAT 7,003,633  *** FOREIGN APPLICATIONS ************************************									
ADDRESS	tions yes no Met af	STATE OR COUNTRY TX	SHEETS DRAWING 25		IMS	INDEPENDEN CLAIMS 3			
22434 TITLE REDUCING PROB	E TRAFFIC IN MULTIPRO	DCESSOR SYSTEMS							
RECEIVED No	EES: Authority has been gi b to charge/cr b for following	edit DEPOSIT ACCOU	NT time		( Proce	essing Ext. of			

Issue	Classific	cation

Application/Control	No.
10/966,161	

Applicant(s)/Patent under Reexamination

Examiner

Brian R. Peugh

MORTON ET AL.

Art Unit
2187

	OR	IGINAL	ISSUE					ERNATIONA	L CLASS	IFICATION		
CLASS SUBCLASS				CLAIMED					T	NON-CLAIMED		
711 148			G 06		F	12	/00			1		
	CROSS R	REFERENCES						,				
CLASS	SUBCLASS	(ONE SUBCLASS PE	R BLOCK)					,			,	
711	141							1			/	
								1			1	
								1			1	
								1			1	
					)			1			1	
(Assi	sta <u>nt</u> Examiner	r) (Date)			R/Pe	minor			Total (	Claims Allow	ed: 25	
(I egg/lp:	L Evan	18/07	(Primary E	- 1	1	niner 6†2	<b>4/87</b> (Date)			).G. Claim(s)	O.G. Print F	
(Lega Instruments Examiner) (Date)				//			1		20			

	laims	renur	nbere	d in th	e sam	ne orde	er as p	oresen	ted by	appli	cant	□с	PA		□т.	D.	□R	.1.47
Final	Original		Final	Original		Final	Original		Final	Original		Final	Original		Final	Original	Final	Original
1	1			31			61			91			121			151		181
2	2			32			62			92			122			152		182
3	3			33			63	}		93			123			153		183
4	4			34			64			94			124			154		184
5	5			35			65			95			125			155		185
6	6			36			66			96			126			156		186
7	7			37			67			97			127			157		187
	8			38			68			98			128			158		188
8	9			39			69			99			129			159		189
9	10			40			70			100			130			160		190
10	11			41			71			101			131			161		191
11	12			42			72			102			132			162		192
12	13			43			73			103			133			163		193
13	14			44			74			104			134			164		194
14	15			45			75	1		105			135			165		195
15	16			46			76	]		106			136			166		196
16	17			47			77	1		107			137			167		197
17	18			48			78	1		108			138			168		198
18	19			49			79	]		109			139			169		199
19	20			50			80			110			140			170		200
20	21			51			81			111			141			171		201
21	22			52			82	]		112			142			172		202
22	23			53			83			113			143			173		203
23	24			54			84	]		114			144			174		204
24	25			55			85	]		115			145			175		205
25	26			56			86	]		116			146			176		206
	27			57			87	] .		117			147			177		207
	28			58			88	]		118			148			178		208
	29			59			89	]		119			149	[		179		209
	30			60			90			120			150			180		210

U.S. Patent and Trademark Office

Search Notes								

Application/Control No.	Applicant(s)/Patent under Reexamination MORTON ET AL.		
10/966,161			
Examiner	Art Unit		
Brian R Peugh	2187		

SEARCHED								
Class	Subclass	Date	Examiner					
711	141,148, 131,144, 145,146	3/21/2007	BRP					
709	206,213	3/21/2007	BRP					
709	216,217	3/21/2007	BRP					
709	218,219	3/21/2007	BRP					
!								
-								

INTERFERENCE SEARCHED										
Class	Subclass	Date	Examiner							
711	148,141	3/28/2007	BRP							
	<u> </u>									

SEARCH NOTES (INCLUDING SEARCH STRATEGY)						
	DATE	EXMR				
WEST search (text)	3/21/2007	BRP				
Updated WEST search (text)	3/22/2007	BRP				
Consulted Kevin Ellis	3/27/2007	BRP				
Updated WEST search (text) IEEE search	3/28/2007	BRP				

PTO/SB/30EFS (08/06)
Approved for use through 08/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	REQ	UEST FO		D EXAMINATION ONLY ONLY ONLY ONLY ONLY ONLY ONLY ON	N(RCE)TRANSMITTA -Web)	<b>L</b>				
Application Number	10966161	Filing Date	2004-10-15	Docket Number (if applicable)	NWISP052	Art Unit	2187			
First Named Inventor	First Named Inventor Morton et al.  Examiner Name  PEUGH, BRIAN R.									
This is a Request for Continued Examination (RCE) under 37 CFR 1.114 of the above-identified application.  Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant application filed prior to June 8, 1995, or to any design application. The Instruction Sheet for this form is located at WWW.USPTO.GOV										
		s	SUBMISSION REQ	UIRED UNDER 37	7 CFR 1.114					
in which they	were filed unless	applicant in		applicant does not wi	nents enclosed with the RCE v sh to have any previously filed					
	y submitted. If a fi on even if this box			any amendments file	d after the final Office action n	nay be cor	nsidered as a			
☐ Co	nsider the argume	ents in the A	Appeal Brief or Reply	Brief previously filed	on					
Oti	ner 									
<b>X</b> Enclosed										
☐ An	nendment/Reply									
   <b>X</b> Inf	ormation Disclosu	re Statemer	nt (IDS)							
Aff	idavit(s)/ Declarat	ion(s)								
<b>⋉</b> Ot	her <u>Two (2) EF</u>	S Web 2.0	Forms with 82 cited r	eferences.						
			MIS	CELLANEOUS						
			entified application is d 3 months; Fee und	•	CFR 1.103(c) for a period of n quired)	nonths _				
Other _	Other									
	FEES									
The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed.  The Director is hereby authorized to charge any underpayment of fees, or credit any overpayments, to Deposit Account No 500388										
	SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED									
—	Practitioner Signant Signature	ature								

PTO/SB/30EFS (08/06)
Approved for use through 08/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Signature of Registered U.S. Patent Practitioner						
Signature	/Joseph M. Villeneuve/	Date (YYYY-MM-DD)	6/18/07				
Name	Joseph M. Villeneuve	Registration Number	37460				

This collection of information is required by 37 CFR 1.114. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

### **Privacy Act Statement**

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PTO/SB/08a (08-03)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE	Application Number		10966161	
	Filing Date		2004-10-15	
	First Named Inventor Mortor		on et al.	
STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Art Unit		2187	
(Not for Submission under or OTA 1.33)	Examiner Name PEUC		JGH, BRIAN R.	
	Attorney Docket Number		NWISP052	

				U.S.	PATENTS	Remove
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
	1	6760809		2004-07-06	Arimilli et al.	
	2	6148378		2000-11-14	Bordaz et al.	
	3	5829032		1998-10-27	Komuro et al.	
	4	6633945		2003-10-14	Fu et al.	
	5	5394555		1995-02-28	Hunter et al.	
	6	6018791		2000-01-25	Arimilli et al.	
	7	6038652		2000-03-14	Van Huben et al.	
	8	6192451		2001-02-20	Arimilli et al.	

( Not for submission under 37 CFR 1.99)

Application Number		10966161		
Filing Date		2004-10-15		
First Named Inventor	Morto	n et al.		
Art Unit		2187		
Examiner Name PEUG		GH, BRIAN R.		
Attorney Docket Numb	er	NWISP052		

9	6330643	2001-12-11	Arimilli et al.	
10	6334172	2001-12-25	Arimilli et al.	
11	6405289	2002-06-11	Arimilli et al.	
12	6542926	2003-04-01	Zalewski et al.	
13	6631447	2003-10-07	Morioka et al.	
14	6738870	2004-05-18	Van Huben et al.	
15	6738871	2004-05-18	Van Huben et al.	
16	6892282	2005-05-10	Hass et al.	
17	6189078	2001-02-13	Bauman et al.	
18	6338122	2002-01-08	Baumgartner et al.	
19	6760819	2004-07-06	Dhong et al.	

( Not for submission under 37 CFR 1.99)

Application Number		10966161	
Filing Date		2004-10-15	
First Named Inventor	Morto	n et al.	
Art Unit		2187	
Examiner Name	PEUG	GH, BRIAN R.	
Attorney Docket Numb	er	NWISP052	

20	6292705	2001-09-18	Wang et al.	
21	6615319	2003-09-02	Khare et al.	
22	5195089	1993-03-16	Sindhu	
23	6865595	2005-03-08	Glasco	
24	6754782	2004-06-22	Arimilli et al.	
25	6067603	2000-05-23	Carpenter et al.	
26	6751698	2004-06-15	Deneroff et al.	
27	6704842	2004-03-09	Janakiraman et al.	
28	6633960	2003-10-14	Kessler et al.	
29	5692123	1997-11-25	Logghe	
30	6467007	2002-10-15	Armstrong et al.	

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morton et al.	
Art Unit		2187
Examiner Name	PEUGH, BRIAN R.	
Attorney Docket Numb	er	NWISP052

	31	6463529		2002-10-08	Miller et al.	
	32	7003633		2006-02-21	Glasco	
If you wis	h to a	⊔ dd additional U.S. Paten	t citatio	n information pl	ease click the Add button.	Add
			U.S.P	ATENT APPLI	CATION PUBLICATIONS	Remove
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
	1	20030195939		2003-10-16	Edirisooriya et al.	
	2	20030009623		2003-01-09	Arimilli et al.	
	3	20020052914		2002-05-02	Zalewski et al.	
	4	20020083243		2002-06-27	Van Huben	
	5	20040073755		2004-04-15	Webb et al.	
	6	20030212741		2003-11-13	Glasco	
	7	20030233388		2003-12-18	Glasco et al.	

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morton et al.	
Art Unit		2187
Examiner Name	PEUGH, BRIAN R.	
Attorney Docket Numb	er	NWISP052

	8	20030182509		2003-09	-25	Glasco					
	9	20030182514		2003-09	-25	Glasco					
	10	20030182508		2003-09	-25	Glasco					
	11	20020007463		2002-01	-17	Fung					
	12	20010037435		2001-11	-01	Van Doren					
	13	20030196047		2003-10	-16	Kessler et al.					
	14	20020087811		2002-07	-04	Khare et al.					
If you wish	n to ac	ld additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Add	button	Add		
				FOREIG	N PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup>		Kind Code <sup>4</sup>	Publication Date	Name of Patentee Applicant of cited Document	or    -	where Rele	or Relevant	<b>T</b> 5
	1	WO 0239242	WO			2002-05-16	SOKWOO et al.				
If you wish	n to ac	ld additional Foreign Pa	atent Do	cument	citation	information pl	ease click the Add	button	Add		
	NON-PATENT LITERATURE DOCUMENTS Remove										

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morto	n et al.
Art Unit		2187
Examiner Name	PEUG	GH, BRIAN R.
Attorney Docket Number		NWISP052

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	<b>T</b> 5
	1	Application No: 10/288,347 (Now US Patent No. 7,003,633), Notice of Allowance, dated September 12, 2005 (Atty Dkt: NWISP024)	
	2	Application No: 10/288,347 (Now US Patent No. 7,003,633), First Office Action, dated November 18, 2004 (Atty Dkt: NWISP024)	
	3	KIM et al., "Power-aware Partitioned Cache Architectures", 2001 ACM p. 6467	
	4	POWELL et al., "Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping" 2001 IEEE, p. 54-65	
	5	CULLER, D.E., J. P. Singh, A. Gupta, "Parallel Computer Architecture", 1999 Morgan Kaufmann, San Francisco, CA USA XP002277658	
	6	TANENBAUM, Andrew, "Computer Networks", Computer Networks, London: Prentice Hall International, GB, 1996, pp. 345-403, XP002155220	
	7	Application No: 10/288,347 (Now US Patent No. 7,003,633), Final Office Action, dated May 12, 2005 (Atty Dkt: NWISP024)	
	8	U.S. Office Action mailed September 22, 2004, from Application No. 10/106,426 [NWISP002].	
	9	U.S. Office Action mailed March 7, 2005, from Application No. 10/106,426 [NWISP002].	
	10	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,426 [NWISP002].	

( Not for submission under 37 CFR 1.99)

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morto	n et al.
Art Unit		2187
Examiner Name PEUG		GH, BRIAN R.
Attorney Docket Number		NWISP052

11	U.S. Office Action mailed September 23, 2004, from Application No. 10/106,430 [NWISP003].	
12	U.S. Office Action mailed March 10, 2005, from Application No. 10/106,430 [NWISP003].	
13	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,430 [NWISP003].	
14	U.S. Office Action mailed September 22, 2004, from Application No. 10/106,299 [NWISP004].	
15	U.S. Office Action mailed March 10, 2005, from Application No. 10/106,299 [NWISP004].	
16	U.S. Office Action mailed July 21, 2005, from Application No. 10/106,299 [NWISP004].	
17	U.S. Office Action mailed July 20, 2005, from Application No. 10/608,846 [NWISP030].	
18	U.S. Office Action mailed September 9, 2005, from Application No. 10/462,015 [NWISP040].	
19	U.S. Office Action mailed September 9, 2005, from Application No. 10/426,084 [NWISP033].	
20	U.S. Office Action mailed November 2, 2005, from Application No. 10/106/430 [NWISP003].	
21	U.S. Office Action mailed October 5, 2005, from Application No. 10/635,703 [NWISP036].	

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morton et al.	
Art Unit		2187
Examiner Name	PEUGH, BRIAN R.	
Attorney Docket Number		NWISP052

If you wish to add add	ditional non-patent literature document citation information pl	lease click the Add b	outton Add
	EXAMINER SIGNATURE		
Examiner Signature		Date Considered	
	reference considered, whether or not citation is in conformation rmance and not considered. Include copy of this form with n		•
Standard ST.3). 3 For Japa	TO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>2</sup> Enter office anese patent documents, the indication of the year of the reign of the Empe appropriate symbols as indicated on the document under WIPO Standard Son is attached.	eror must precede the ser	rial number of the patent document.

( Not for submission under 37 CFR 1.99)

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor Morton		n et al.
Art Unit		2187
Examiner Name PEUG		GH, BRIAN R.
Attorney Docket Number		NWISP052

	CERTI	FICATION STATEMENT						
Please see 37 CFR	Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):							
from a foreign	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).							
OR								
foreign patent of after making re any individual of	That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filling of the information disclosure statement. See 37 CFR 1.97(e)(2).							
See attached co	ertification statement.							
Fee set forth in	37 CFR 1.17 (p) has been submitted	ed herewith.						
× None								
SIGNATURE  A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.								
Signature	/Joseph M. Villeneuve/	Date (YYYY-MM-DD)	2007-06-18					
Name/Print	Name/Print Joseph M. Villeneuve Registration Number 37460							
This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR								

EFS Web 2.0

VA 22313-1450.

1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria**,

#### **Privacy Act Statement**

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a
  request involving an individual, to whom the record pertains, when the individual has requested assistance from the
  Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
  - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PTO/SB/08a (08-03)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10966161	
	Filing Date		2004-10-15	
	First Named Inventor Morto		ton et al.	
	Art Unit		2187	
	Examiner Name	PEUG	GH, BRIAN R.	
	Attorney Docket Number	er	NWISP052	

				U.S.	PATENTS	Remove		
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1	6292906		2001-09-18	Fu et al.			
	2	6209055		2001-03-27	Van Doren et al.			
	3	6052769		2000-04-18	Huff et al.			
	4	6073210		2000-06-06	Palanca et al.			
	5	6122715		2000-09-19	Palanca et al.			
	6	6173393		2001-01-09	Palanca et al.			
	7	6205520		2001-03-20	Palanca et al.			
	8	6343347		2002-01-29	Arimilli et al.			

Application Number		10966161			
Filing Date		2004-10-15			
First Named Inventor	Morto	n et al.			
Art Unit		2187			
Examiner Name	PEUGH, BRIAN R.				
Attorney Docket Number		NWISP052			

							-				
	9	6665767		2003-12-16		Comisky et al.					
	10	6751721		2004-06-15		Webb et al.					
If you wis	h to ac	dd additional U.S. Pater	t citatio	n inform	ation pl	ease click the	Add button.		Add		
U.S.PATENT APPLICATION PUBLICATIONS Remove											
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>			Name of Pate of cited Docu	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear				
	1	20040255002		2004-12-16		Kota et al.					
	2	20040088494		2004-05-06		Glasco					
	3	20020083149		2002-06-27		Van Huben et al.					
	4	20030210655		2003-11-13		Glasco					
If you wisl	h to ac	dd additional U.S. Publis	shed Ap	plication	citation	n information p	please click the Add	button	Add		
				FOREIG	N PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup>			Publication Date	Name of Patentee or Applicant of cited Document		Pages,Colur where Relev Passages or igures App	ant Relevant	<b>T</b> 5
	1										
If you wish to add additional Foreign Patent Document citation information please click the Add button Add											
NON-PATENT LITERATURE DOCUMENTS Remove											

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

( Not for submission under 37 CFR 1.99)

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor Morto		n et al.
Art Unit		2187
Examiner Name PEUG		GH, BRIAN R.
Attorney Docket Number		NWISP052

Examiner Initials*  Cite No  Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.			<b>T</b> 5				
	1						
If you wish to add additional non-patent literature document citation information please click the Add button Add							
		EXAMINER SIGNA	TURE				
Examiner	Signa	ture	Date Considered				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							
Standard ST  4 Kind of doo	<sup>1</sup> See Kind Codes of USPTO Patent Documents at <a href="https://www.USPTO.GOV">www.USPTO.GOV</a> or MPEP 901.04. <sup>2</sup> Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>3</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>4</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>5</sup> Applicant is to place a check mark here if English language translation is attached.						

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		10966161
Filing Date		2004-10-15
First Named Inventor	Morto	n et al.
Art Unit		2187
Examiner Name	PEUG	GH, BRIAN R.
Attorney Docket Number	er	NWISP052

		CERTIFICATION	N STATEMENT	
Plea	ase see 37 CFR 1	.97 and 1.98 to make the appropriate select	ion(s):	
	from a foreign p	of information contained in the information patent office in a counterpart foreign applic osure statement. See 37 CFR 1.97(e)(1).		<del>-</del>
OR	1			
	foreign patent o after making rea any individual d	information contained in the information of ffice in a counterpart foreign application, an isonable inquiry, no item of information conf esignated in 37 CFR 1.56(c) more than the 37 CFR 1.97(e)(2).	nd, to the knowledge of thatianed in the information di	ne person signing the certification isclosure statement was known to
	See attached ce	rtification statement.		
	Fee set forth in 3	37 CFR 1.17 (p) has been submitted herewit	h.	
X	None			
l .	ignature of the ap n of the signature.	SIGNA plicant or representative is required in accor		18. Please see CFR 1.4(d) for the
Sigr	nature	/Joseph M. Villeneuve/	Date (YYYY-MM-DD)	2007-06-18
Nan	ne/Print	Joseph M. Villeneuve	Registration Number	37460
pub	lic which is to file	rmation is required by 37 CFR 1.97 and 1.96 (and by the USPTO to process) an applicati is estimated to take 1 hour to complete, incl	on. Confidentiality is gove	rned by 35 U.S.C. 122 and 37 CFR

application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria**,

EFS Web 2.0

VA 22313-1450.

#### **Privacy Act Statement**

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a
  request involving an individual, to whom the record pertains, when the individual has requested assistance from the
  Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
  - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

### (19) World Intellectual Property Organization International Bureau





#### (43) International Publication Date 16 May 2002 (16.05.2002)

#### **PCT**

English

### (10) International Publication Number WO 02/39242 A1

- (51) International Patent Classification<sup>7</sup>: G06F 1/26, 1/32
- (21) International Application Number: PCT/US01/50648
- (22) International Filing Date: 31 October 2001 (31.10.2001)
- (25) Filing Language:
- (26) Publication Language: English
- (30) Priority Data: 60/244,502 31 October 2000 (31.10.2000) US
- (71) Applicant: MILLENNIAL NET, INC. [US/US]; One Canal Park, Cambridge, MA 02141 (US).
- (72) Inventors: SOKWOO, Rhee; 25 Webster Avenue, #305, Sommerville, MA 02143 (US). SHENG, Liu; 615 Green Street, Cambridge, MA 02139 (US).
- (74) Agents: KAMERER, Bruce, E. et al.; Iandiorio & Teska, 260 Bear Hill Road, Waltham, MA 02451-1018 (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: NETWORKED PROCESSING SYSTEM WITH OPTIMIZED POWER EFFICIENCY



(57) Abstract: A multi-processor computing system (10) including a plurality of processing units (12, 14, 16, 18, 20) is provided in which each of the plurality of processing units operates at a clock frequency and a coordinating protocol (15) is used to assign tasks and operations to any of the plurality of processing units in a manner such that the power efficiency of the system is optimized.



O 02/39242 A1

# NETWORKED PROCESSING SYSTEM WITH OPTIMIZED POWER EFFICIENCY

#### FIELD OF THE INVENTION

This invention relates to a networked processing system with an optimized power efficiency.

#### RELATED APPLICATIONS

This application claims benefit of U.S. Provisional Application Serial No. 60/244,502 filed October 31, 2000 and entitled I-BEAN: AN INTEGRATED WIRELESS COMMUNICATION AND COMPUTING DEVICE USING NOVEL POWER SAVING ALGORIGHMS FOR MINIMAL ENERGY OPERATIONS.

#### BACKGROUND OF THE INVENTION

Power efficiency and minimizing power usage are important issues in networked systems, such as communications systems and computing systems.

Programs which monitor the usage of various components of a computer system and shut down or minimize some of those components have been used in the past.

However, one area in which such power conservation has not been utilized is with respect to processing units. Whether in networked computer systems or communications systems, optimizing the power efficiency of processing units has not been previously addressed. For example, computer systems with multiple processors operate all processors in parallel at the same time to improve overall system performance without consideration to the power usage involved.

2

In multiple processor systems, specific tasks such as disk operations, display operations and keyboard input may be assigned to each processor. Another method of improving performance is to assign specific programs, such as word processing and spreadsheet programs, to separate processors. What these systems fail to address is the power used when the processor units are idling. Even when idling, processors are using power with every tick of the processor clock. For high speed processors, this can result in a substantial power usage.

This problem is particularly evident in portable units where the power is limited to that which is available from batteries. One solution used in laptop computers is to slow the processor speed when the laptop computer is running on battery. For example, a processor chip may operate at 1GHz when the computer is connected to an AC power outlet and at 500MHz when running on the internal battery. This results in a significant impact on the performance of the system.

Likewise, communications systems such as cellular phones experience considerable idle time during which power continues to be used in order to keep the system ready to transmit or receive signals. This use of power even when idling causes portable, battery-powered units to require frequent recharging.

#### SUMMARY OF THE INVENTION

It is therefore an object of this invention to provide a networked processing system in which power usage is minimized.

It is a further object of this invention to provide a networked processing system in which performance is optimized.

It is a further object of this invention to provide a multi-tasking, multiple

3

processor system in which the power efficiency is optimized.

It is a further object of this invention to provide a self-contained, miniaturized computer with a built in power source, flash memory, digital I/O interface and radio frequency (RF) transceiver for bi-directional communication.

The invention results from the realization that, in a multi-tasking, multiprocessor environment, the power efficiency of the system can be optimized by coordinating the usage of processing units such that tasks are run on the appropriate speed processing unit and unused processing units are placed in sleep mode.

This invention features a networked computing system with improved power consumption comprising a plurality of processing units including at least first and second processing units. A coordinating protocol is operative on the first and second processing units and controls the operation of the system such that the power consumption of the system is minimized.

In a preferred embodiment, the first and second processing units are interconnected. The first processing unit operates at a first clock frequency, and the second processing unit operates at a second clock frequency. The first clock frequency may be lower than the second clock frequency.

The first processing unit assigns a task to the first or second processing units based on the clock frequency required to run the task such that the minimum power is used. The first processing unit may instruct the second processing unit to enter a minimum power usage mode. The first processing may activate the second processing unit from the minimum power usage mode when a task is to performed by the second processing unit. The first processing unit may transfer the coordinating protocol to the second processing unit.

4

The processing units may be communications device which may be bidirectional communications devices. The first processing unit may instruct the second processing unit to enter a minimum power usage mode for a preprogrammed time. The second processing unit may poll the first processing unit after the preprogrammed time. The preprogrammed time may be variable.

This inventions also provides a multiple processor computer system comprising a plurality of processing units, each of the plurality of processing units operating at a clock frequency. A first processing unit operates at a clock frequency lower than the remaining processing units. A coordinating protocol is operable on the first processing unit and coordinates the operation of the system such that the power efficiency is optimized.

In a preferred embodiment, each of the plurality of processing units operates at a different clock frequency. The first processing unit may transfer the coordinating protocol to a second processing unit of the plurality of processing units. The second processing unit may transfer the coordinating protocol to any of the plurality of processing units.

This invention also features a wireless communication system comprising a base unit and a plurality of terminal units in communication with the base unit. Each of the plurality of terminal units has a duty cycle. The base unit controls the duty cycle of each of the plurality of terminal units to optimize the power efficiency of the system.

In a preferred embodiment, the base unit may instruct at least one of the terminal units to enter a minimum power consumption mode for a preprogrammed time. The base unit and the plurality of terminal units may be bi-directional. The

5

terminal unit may poll the base unit after the preprogrammed time.

This invention also features a method for optimizing the power efficiency of a multi-processor computer system including the steps of providing a plurality of processing units including at least first and second processing units, each processing unit operating at a clock frequency, and operating a coordinating protocol on the first processing unit. The coordinating protocol is operative to receive a request to perform a task, determine to which of the processing units to assign the task, and assign the task to one of the plurality of processing units. The coordinating protocol determines which processing unit to which a task is to be assigned based on optimizing the power efficiency of the system.

The method may also include the steps of transferring the coordinating protocol from the first processing unit to the second processing unit based on the speed required to run the coordinating protocol. The coordinating protocol may be further transferred from the second processing unit to any of the plurality of processing units based on the speed required to run the coordinating protocol.

This invention also features a self-contained, miniaturized computer system including first and second processing units, the first processing unit including a coordinating protocol operable to coordinate the operation of the first and second processing units, a power source, a flash memory module and a RF transceiver, wherein the coordinating protocol assigns tasks to the first and second processing units to optimize the power efficiency of the system.

In a preferred embodiment, the first processing unit operates at a clock frequency of 32 kHz and the second processing unit operates at a clock frequency of 4 MHz. The power source may be a battery.

6

#### BRIEF DESCRIPTION OF THE DRAWINGS

Other objects, features and advantages will occur to those skilled in the art from the following description of a preferred embodiment and the accompanying drawings, in which:

Fig. 1 is a schematic diagram of a networked processing system according to the subject invention;

Fig. 2 is a block diagram of a bi-directional wireless communication system according to the subject invention;

Fig. 3 is a timing diagram illustrating the transfer of the coordinating protocol among processing units according to the subject invention;

Fig. 4 is a block diagram of the method of the subject invention; and Figs. 5A, 5B and 5C are block schematic diagrams of a self-contained computer according to the subject invention.

#### PREFERRED EMBODIMENT

Networked processing system 10, Fig. 1, includes a number of interconnected processing units 12, 14, 16, 18, and 20. There should be at least two interconnected processing units, and there may be any number N of these processing units in system 10. Each processing unit operates at a given clock frequency,  $f_1$ ,  $f_2$ ,  $f_3$ ,  $f_4$ ,... $f_N$ , respectively. The clock frequencies may all be the same, one or more of the clock frequencies may be the same, or all of the clock frequencies may be different. In a preferred embodiment, each processing unit operates at a different clock frequency, with  $f_1 < f_2 < f_3 < f_4 < ... f_N$ .

7

Processing units 12, 14, 16, 18 and 20 may be central processing units (CPUs) used in many desktop and portable computers today. These processing units may be networked externally, i.e., one or more processing unit may be located in a separate enclosure, or they may be networked internally, i.e., the processing units may be located on a single circuit board or interconnected via an internal data bus in the same computer enclosure.

In operation, processing unit 12 includes a coordinating protocol 15 which is used to control the operation of system 10 by assigning tasks and operations to various processing units based upon the speed required to perform a given task of function. Coordinating protocol 15 is designed to assign tasks to the various processing units with the result being the optimization of the power efficiency of system 10.

For example, the coordinating protocol will allow processing unit 12 to assign a given task or operation to itself or to any other processing unit 14, 16, 18 or 20 based upon the speed requirements of the task or operation and the clock frequencies of the various processing units. Tasks and operations which require lower clock frequencies, which may include such tasks as refreshing a display or operations such as processing keyboard entries, will be assigned to processing units with lower clock frequencies. Because those processing units operate at lower clock frequencies, the power efficiency of the system as a whole will be optimized. When the task load of the system is low enough, processing units may even be shut off or placed into a "sleep" mode to further optimize the power efficiency of the system. One processing unit will always need to remain active to run the coordinating protocol so it may reactivate any processing units which have been shut down.

8

In a preferred embodiment, the coordinating protocol may be transferred from one processing unit to another processing unit. As shown in Fig. 3, there are N processing units 50, 52, 54, each operating at a respective clock frequency of  $f_1$ ,  $f_2, ..., f_N$ , with  $f_1 < f_s < ..., f_N$ . Processing unit 50 is the "watchdog", i.e., the processing unit that runs the coordinating protocol, from time  $T_0$  to time  $T_4$ . During that period, processing unit 50 activates processing unit 52 at time  $T_1$ , deactivates processing unit 52 at time  $T_2$ , and activates processing unit 54 at time  $T_3$ . At time  $T_4$ , processing unit 50 activates processing unit 52 and transfers the coordinating protocol to processing unit 52 which then becomes the "watchdog." Processing unit 52 deactivates processing units 50 and 54 at time  $T_5$ , reactivates processing unit 54 at time  $T_6$ , and reactivates processing unit 50 at time  $T_7$ . Processing unit 52 transfers the coordinating protocol back to processing unit 50 time at  $T_7$ , whereby processing unit 50 resumes the "watchdog" responsibility. Finally, processing unit 50 deactivates processing units 52 and 54 at time  $T_8$ .

Transferring the coordinating protocol between processing units is useful when the coordinating protocol itself requires a higher clock frequency than that of the lowest clock frequency available. For example, if the number of tasks requested is high enough, the coordinating protocol may require a clock frequency higher than that of the lowest clock frequency available to efficiently and effectively handle the assignment of the tasks to various processing units. Normally, the power efficiency is generally optimized when the coordinating protocol is run by the processing unit with the lowest clock frequency as this processing unit uses the minimum power when idling due to the low clock frequency.

One application of a computing system where this invention is particularly

9

useful is laptop, or other portable, computers. By using multiple processing units in a laptop combined with the coordinating protocol of this invention, it is possible to optimize the power consumption of the laptop computer such that the battery life is maximized.

In another embodiment, communications system 30, Fig. 2, includes base station 32 and at least one portable communications device 34. System 30 may include a plurality of M portable communications devices 34, 36, 38, 40, 42, and 44. Base station 32 is usually connected to a continuous power supply (not shown) such that the power efficiency of base station 32 is not relevant. However, portable communications device 34 (and 36, 38, 40, 42, and 44 in a multi-point system) are usually powered by batteries which have a finite amount of power. Therefore, optimizing the power efficiency of the system, and particularly of the portable communications device(s), is important. Even so, such optimization must also allow for the communications system to operate effectively, i.e., to be able to send and/or receive signals without significant delay.

In one embodiment, base station 32 is bi-directional and portable communications devices 34, 36, 38, 40, 42 and 44 are receive only devices. Base station 32 includes a coordinating protocol which controls the operation of the portable communications devices. For example, base station 32 controls the duty cycle of the portable communications devices by placing one or more of the portable communications devices in a minimum power usage mode for a preprogrammed time. After the preprogrammed time, the portable communications device automatically returns to the standby mode awaiting another signal. The minimum power usage mode uses less power than the standby mode. By placing a portable communications

10

devices into the minimum power usage mode, the power efficiency of that portable communications device is optimized.

The preprogrammed time may be variable. For example, if a particular portable communications device is required to be active very infrequently, the preprogrammed time is longer than for a portable communications device that is required to be used more frequently. This allows for the maximum efficiency in the power consumption of the system as a whole. Also, if a particular task is run less frequently, the preprogrammed time for a portable communications device on which that task is to be run may be longer than for a portable communications device on which a task that is run more frequently.

In another embodiment, portable communications devices 34, 36, 38, 40, 42, and 44 are also bi-directional. In this embodiment, base station 32 may put a portable communications device into minimum power mode for a preprogrammed time. However, because the portable communications device is bi-directional, after the preprogrammed time, the portable communications device may poll base station 32 to notify the base station that the portable communications device is once again in the standby mode. This allows base station 32 to transmit any signals which may have been queued up during the preprogrammed time.

In another embodiment, computer 60, Figs. 5A-5C, is a self-contained, miniaturized computer. Computer 60 includes first processing unit 62, RF transceiver 64, second processing unit 66 (Fig. 5B), low clock frequency crystal 68, high clock frequency crystal 70 and I/O connector 72 all mounted on circuit board 74. Power source 76, Fig. 5C, for example a battery, may be attached to circuit board 74.

The small size and low power consumption of computer 60 allows computer

11

60 to operate from battery 70 for its entire life span. In a preferred embodiment, first processing unit 62 operates at a clock frequency of 32 kHz, and second processing unit 66 operates at a clock frequency of 4 MHz. A coordinating protocol operates so that computer 60 may perform signal processing and RF transmission with optimum power efficiency. Such self-contained, miniaturized computers are useful in communications systems and locally networked computer systems.

A method for optimizing the power efficiency of a multi-processor computer system is also provided. Step 80 of providing a plurality of processing units, Fig. 4, includes providing at least first and second processing units. Each of the processing units operates at a clock frequency. In a preferred embodiment, the clock frequencies of each of the plurality of processing units is different, although this is not a necessary limitation. Step 82 of operating a coordinating protocol on the first processing unit includes receiving a request to perform a task, determining to which processing unit to assign the task, and assigning the task to a processing unit. In a preferred embodiment, step 84 of transferring the coordinating protocol from the first processing unit to the second processing unit may be included. In a further embodiment, step 86 of transferring the coordinating protocol from the second processing unit to any of the plurality of processing units may be included. Optional steps 84 and 86 provide for transferring the coordinating protocol based on the speed required to operate the coordinating protocol. For example, if the number of task requested is high, a higher clock speed processing unit may be required to run the coordinating protocol.

Although specific features of the invention are shown in some drawings and not in others, this is for convenience only as each feature may be combined with any

12

or all of the other features in accordance with the invention. The words "including", "comprising", "having", and "with" as used herein are to be interpreted broadly and comprehensively and are not limited to any physical interconnection. Moreover, any embodiments disclosed in the subject application are not to be taken as the only possible embodiments.

Other embodiments will occur to those skilled in the art and are within the following claims:

What is claimed is:

13

#### **CLAIMS**

1. A networked computing system with improved power consumption comprising:

a plurality of processing units including at least first and second processing units, said first processing unit including a coordinating protocol,

wherein the first processing unit utilizes the coordinating protocol to control the operation of the system such that the power consumption of the system is minimized.

- 2. The networked computing system of claim 1 wherein the first and second processing units are physically interconnected.
- 3. The networked computing system of claim 2 wherein the first processing unit operates at a first clock frequency and the second processing unit operates at a second clock frequency, the second clock frequency being higher than the first clock frequency.
- 4. The networked computing system of claim 3 wherein the first processing unit assigns a task to the first processing unit or the second processing unit based on the processing speed required by the task such that the minimum power is used to process the task.
- 5. The networked computing system of claim 3 wherein the first processing unit instructs the second processing unit to enter a minimum power usage

mode.

WO 02/39242

6. The networked computing system of claim 5 wherein the first processing unit activates the second processing unit from the minimum power usage mode when a task is to be performed by the second processing unit.

14

PCT/US01/50648

- 7. The networked computing system of claim 4 wherein the first processing unit switches the coordinating protocol from the first processing unit to the second processing unit.
- 8. The networked computing system of claim 1 wherein the first and second processing units are communications devices.
- 9. The networked computing system of claim 7 wherein the first processing unit coordinates the operation of the second processing unit to minimize power consumption of the system.
- 10. The networked computing system of claim 8 wherein the first processing unit instructs the second processing unit to enter a minimum power usage mode.
- 11. The networked computing system of claim 8 wherein the first and second processing units are bi-directional communications devices.

15

- 12. The networked computing system of claim 12 wherein the first processing unit coordinates the operation of the second processing unit to minimize the power consumption of the system.
- 13. The networked computing system of claim 13 wherein the first processing unit instructs the second processing unit to enter a minimum power consumption mode for a preprogrammed time.
- 14. The networked computing system of claim 14 wherein the second processing unit polls the first processing unit after the preprogrammed time.
- 15. The networked computing system of claim 13 wherein the preprogrammed time is variable.
  - 16. A multiple processor computer system comprising:

a plurality of processing units, each of the plurality of processing units operating at a clock frequency, with at least a first processing unit operating at a clock frequency lower than the remaining processing units; and

wherein the first processing unit coordinates the operation of the processing units such that the power efficiency of the computer system is optimized.

17. The multiple processor computer system of claim 16 wherein each of

a coordinating protocol operable on the first processing unit,

16

the plurality of processing units operates at a different clock frequency.

- 18. The multiple processor computer system of claim 16 wherein the first processing unit transfers the coordinating function to a second processing unit of the plurality of processing units.
- 19. The multiple processor computer system of claim 18 wherein the second processing unit transfers the coordinating function to any of the plurality of processing units.
  - 20. A wireless communication system comprising:

a base unit; and

a plurality of terminal units in communication with the base unit, each of the plurality of terminal units having a duty cycle,

wherein the base unit controls the duty cycle of the plurality of terminal units to optimize the power efficiency of the system.

- 21. The wireless communication system of claim 20 wherein the base unit instructs at least one of the terminal units to enter a minimum power consumption mode for a preprogrammed time.
- 22. The wireless communication system of claim 20 wherein the base unit and the terminal units are bi-directional.

17

- 23. The wireless communication system of claim 22 wherein the base unit instructs at least one of the terminal units to enter a minimum power consumption mode for a preprogrammed time.
- 24. The wireless communication system of claim 23 wherein at least one of the plurality of terminal unit polls the base unit after the preprogrammed time.
- 25. A method for optimizing the power efficiency of a multi-processor computing system comprising:

providing a plurality of processing units including at least a first and second processing unit, each of the plurality of processing units operating at a clock frequency; and

operating a coordinating protocol on the first processing unit, the first processing unit:

receiving a request to perform a task;

determining to which of the plurality of processing units to assign the task; and

assigning the task to one of the plurality of processing units.

- 26. The method of claim 25 wherein the first processing unit determines which processing unit to which a task is to be assigned based on optimizing the power efficiency.
  - 27. The method of claim 25 further comprising the step of transferring the

coordinating protocol from the first processing unit to the second processing unit based on the speed required for the coordinating protocol.

18

- 28. The method of claim 27 further comprising the step of further transferring the coordinating protocol from the second processing unit to any of the plurality of processing units based on the speed required for the coordinating function.
  - 29. A self-contained, miniaturized computer system comprising:

first and second processing units, the first processing unit including a coordinating protocol operable to coordinate the operation of the first and second processing units;


- a power source;
- a flash memory module; and
- a RF transceiver,

wherein the first processing unit assigns tasks to the first and second processing units to optimize the power efficiency of the system.


- 30. The self-contained, miniaturized system of claim 29 wherein the first processing unit operates at a clock frequency of 32 kHz and the second processing unit operates at a clock frequency of 4 MHz.
- 31. The self-contained, miniaturized computer system of claim 30 wherein the power source is a battery.


19


- 32. The self-contained, miniaturized computer system of claim 30 wherein the first processing unit transfers the coordinating protocol from the first processing unit to the second processing unit.
- 33. The self-contained, miniaturized computer system of claim 32 wherein the second processing unit transfers the coordinating protocol from the second processing unit to the first processing unit.





F16.1











#### INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/50648

	SSIFICATION OF SUBJECT MATTER						
IPC(7)	: G06F 1/26, 1/32						
US CL	: 713/300, 320, 322, 323, 324						
According to	International Patent Classification (IPC) or to both n	ational classification and IPC					
B. FIEL	DS SEARCHED						
	Minimum documentation searched (classification system followed by classification symbols)						
U.S.: 7	13/300, 320, 322, 323, 324						
· · · · · · · · · · · · · · · · · · ·							
Documentation	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched						
Electronic de	ata base consulted during the international search (nar	no of data base and subore practicable a	and tame				
EAST	that base constitted daring the international search (hat	ne of data base and, where practicable, s	earch terms used)				
EASI							
C. DOC	LIMENTE CONCIDEDED TO DE DELEVANO						
	UMENTS CONSIDERED TO BE RELEVANT						
Category *	Citation of document, with indication, where ap	opropriate, of the relevant passages	Relevant to claim No.				
Y	US 5,790,817 A (ASGHAR et al.) 4 August 1998 (	04.08.1998), see the entire document	1-33				
	especially column 5, line 56 through column 6, line						
Y,P	US 6,272,537 B1 (KEKIC et al.) 7 August 2001 (07		12 14 15 22 and 24				
1,1		7.06.2001), column 82 mie 31 unough	13, 14, 15, 23, and 24				
**	column 83 line 52	1000 100 00 1000 1					
Y	US 4,358,823 A (MCDONALD et al.) 9 November	1982 (09.09.1982), the entire	1-33				
	document.						
Y	US 5,194,860 A (JONES et al) 16 March 1993 (16.	03.1993), column 3 line 59 through	5, 10 and 21				
	column 4 line 35.						
Y	US 5,257,372 A (FURTNEY et al) 26 October 1993	3 (26.10.1993), the entire document	6				
•	especially column 4 line 50 through column 5 line 3		ı ı				
	especially column 4 fine 30 anough column 3 fine 3	· · ·					
			i .				
			İ				
Further	documents are listed in the continuation of Box C.	See patent family annex.					
* S	pecial categories of cited documents:	"T" later document published after the in	ternational filing date or				
	·	priority date and not in conflict with	the application but cited to				
	t defining the general state of the art which is not considered to	understand the principle or theory un	nderlying the invention				
be of par	ticular relevance	"X" document of particular relevance; the	a gloimad invention access !				
"E" earlier an	plication or patent published on or after the international filing	"X" document of particular relevance; the considered novel or cannot be considered.					
date	remain an parameter on or arrest the international fifting	step when the document is taken alor					
		·					
	t which may throw doubts on priority claim(s) or which is cited	"Y" document of particular relevance; the					
to establi (as speci	ish the publication date of another citation or other special reason	considered to involve an inventive s					
(as speci	nou <sub>j</sub>	combined with one or more other su- combination being obvious to a pers					
"O" document	t referring to an oral disclosure, use, exhibition or other means	semantan semb serious to a pers					
		"&" document member of the same paten	t family				
	t published prior to the international filing date but later than the						
	date claimed actual completion of the international search	Date of mailing of the interpetional con	rch report				
	terna comprehensi or the international seaton	Date of mailing of the interpational co	icu report				
20 March 20	02 (20.03.2002)	LU MIN LUUS	<b>.</b>				
		Authorized officer	·				
	ailing address of the ISA/US	Audiorized officer	(				
	nmissioner of Patents and Trademarks PCT	Thomas Lee					
	shington, D.C. 20231						
	o. (703)305-3230	Telephone Nø. (703) 305-3900					
L		L					
Form PC 1/1S/	A/210 (second sheet) (July 1998)	<i>y</i>					

Electronic Patent Application Fee Transmittal						
Application Number:	10	966161				
Filing Date:	15	15-Oct-2004				
Title of Invention:	REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS					
First Named Inventor/Applicant Name:	Eric Morton					
Filer:	Joseph Michael Villeneuve/Mia Mitchell-Haynes					
Attorney Docket Number: NWISP052						
Filed as Large Entity						
Utility Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Extension-of-Time:						

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	1801	1	790	790
	Tota	al in USE	) (\$)	790

Electronic Acknowledgement Receipt				
EFS ID:	1884751			
Application Number:	10966161			
International Application Number:				
Confirmation Number:	6289			
Title of Invention:	REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS			
First Named Inventor/Applicant Name:	Eric Morton			
Customer Number:	22434			
Filer:	Joseph Michael Villeneuve/Mia Mitchell-Haynes			
Filer Authorized By:	Joseph Michael Villeneuve			
Attorney Docket Number:	NWISP052			
Receipt Date:	18-JUN-2007			
Filing Date:	15-OCT-2004			
Time Stamp:	21:07:55			
Application Type:	Utility			

### Payment information:

Submitted with Payment	yes
Payment was successfully received in RAM	\$790
RAM confirmation Number	3374
Deposit Account	500388

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows: Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17

#### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1	Request for Continued Examination (RCE)	NWISP052_RCE_sb0030e_f ill.pdf	666989	no	3
Warnings:					
Information:					
2	Information Disclosure Statement (IDS) Filed	NWISP052_USPTO_IDS_F ORM.pdf	1192777	no	10
Warnings:					
Information:					
3	Information Disclosure Statement (IDS) Filed	NWISP052_USPTO_IDS_F ORM-2.pdf	768782	no	5
Warnings:		-			
Information:					
4	Foreign Reference	02039242.pdf	909473	no	25
Warnings:		-			
Information:					
5	NPL Documents	10288347_NOA.pdf	333806	no	7
Warnings:				•	
Information:					
6	NPL Documents	OA_mailed_11_18_04_NWI SP024.pdf	1746295	no	53
Warnings:					
Information:					
7	NPL Documents	NPL_3_KIM.pdf	375101	no	4
Warnings:				•	
Information:					
8	NPL Documents	NPL_4_POWELL.pdf	1022832	no	12
Warnings:					
Information:					
9	NPL Documents	NPL_5_CULLER.pdf	589683	no	11
Warnings:		l			

Information:					
information.					
10	NPL Documents	NPL_6_TANENBAUM.pdf	3778291	no	60
Warnings:					
Information:					
11	NPL Documents	OA_mailed_5_12_05_NWIS P024.pdf	1654122	no	51
Warnings:					
Information:					
12	NPL Documents	OA_mailed_9_22_04_NWIS P002.pdf	819333	no	21
Warnings:					
Information:					
13	NPL Documents	OA_mailed_3_7_05_NWISP 002.pdf	754691	no	20
Warnings:					
Information:					
14	NPL Documents	OA_mailed_7_21_05_NWIS P002.pdf	726587	no	19
Warnings:					
Information:					
15	NPL Documents	OA_mailed_9_23_04_NWIS P003.pdf	731916	no	19
Warnings:					
Information:					
16	NPL Documents	OA_mailed_3_10_05_NWIS P003.pdf	723803	no	19
Warnings:					
Information:					
17	NPL Documents	OA_mailed_7_21_05_NWIS P003.pdf	648137	no	17
Warnings:		· L			
Information:					
18	NPL Documents	OA_mailed_9_22_04_NWIS P004.pdf	649879	no	17
Warnings:				<u> </u>	

Information:					
19	NPL Documents	OA_mailed_3_10_05_NWIS P004.pdf	629146	no	17
Warnings:					
Information:					
20	NPL Documents	OA_mailed_7_21_05_NWIS P004.pdf	638040	no	17
Warnings:				<u> </u>	<u> </u>
Information:					
21	NPL Documents	OA_mailed_7_20_05_NWIS P030.pdf	501652	no	15
Warnings:					
Information:					
22	NPL Documents	OA_mailed_9_9_05_NWISP 040.pdf	258936	no	8
Warnings:				I	ı
Information:					
23	NPL Documents	OA_mailed_9_9_05_NWISP 033.pdf	225227	no	7
Warnings:					
Information:					
24	NPL Documents	OA_mailed_11_2_05_NWIS P003.pdf	794697	no	20
Warnings:					I
Information:					
25	NPL Documents	OA_mailed_10_5_05_NWIS P036.pdf	625694	no	17
Warnings:				I	I
Information:					
26	Fee Worksheet (PTO-06)	fee-info.pdf	8191	no	2
Warnings:					
Information:					
		Total Files Size (in bytes):	21	774080	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

#### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

#### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

#### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

#### NOTICE OF ALLOWANCE AND FEE(S) DUE

22434

7590

04/12/2007

BEYER WEAVER LLP P.O. BOX 70250 OAKLAND, CA 94612-0250 EXAMINER

PEUGH, BRIAN R

ART UNIT PAPER NUMBER

2187 DATE MAILED: 04/12/2007

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/966,161	10/15/2004	Eric Morton	NWISP052	6289

TITLE OF INVENTION: REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

	APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
•	nonprovisional	NO	\$1400	\$300	\$0	\$1700	07/12/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

#### **HOW TO REPLY TO THIS NOTICE:**

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

#### PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail

Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where

appropriate. All further indicated unless correct maintenance fee notifica	correspondence including the delow or directed of other strong	ng the Patent, advance of herwise in Block 1, by (a	rders and notification of a) specifying a new corre	maintenance fees verspondence address;	vill be mailed to the current ; and/or (b) indicating a sepa	correspondence address as
		ock 1 for any change of address)	Fe pa	e(s) Transmittal, Thi bers. Each additiona	mailing can only be used for is certificate cannot be used for all paper, such as an assignme of mailing or transmission.	or any other accompanying
22434	7590 04/12	/2007		Car	tificate of Mailing or Trans	mission
BEYER WEA P.O. BOX 7025 OAKLAND, CA	0		I h Sta ad	ereby certify that the test Postal Service wallerssed to the Mail	is Fee(s) Transmittal is being vith sufficient postage for first Stop ISSUE FEE address TO (571) 273-2885, on the d	g deposited with the United st class mail in an envelope above, or being facsimile
OAKLAND, CA	4 94012-0230		ua C	isinited to the USF	10 (371) 273-2883, on the t	(Depositor's name)
			-			(Signature)
			<u> </u>			(Date)
APPLICATION NO.	FILING DATE	<u> </u>	FIRST NAMED INVENTO	0	ATTORNEY DOCKET NO.	CONFIRMATION NO.
L	10/15/2004		Eric Morton		NWISP052	6289
10/966,161 TITLE OF INVENTION		TRAFFIC IN MULTIPRO			NWISPU32	0209
APPLN, TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSU	E FEE TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	07/12/2007
EXAM	1INER	ART UNIT	CLASS-SUBCLASS	7		
PEUGH,	BRIAN R	2187	711-148000	_		
CFR 1.363).  Change of corresp Address form PTO/S  "Fee Address" inc PTO/SB/47; Rev 03-4 Number is required.		nge of Correspondence	For printing on the     (1) the names of up to agents OR, alternated the control of a sing registered attorney or 2 registered patent attained, no name will be a control of the cont	o 3 registered patentively, gle firm (having as a agent) and the name orneys or agents. If a printed.	nt attorneys 1 n member a 2 es of up to	
PLEASE NOTE: Un recordation as set for (A) NAME OF ASSI	less an assignee is ident th in 37 CFR 3.11. Comp GNEE	ified below, no assignee oletion of this form is NO	data will appear on the T a substitute for filing ar (B) RESIDENCE: (CIT	patent. If an assign assignment. Y and STATE OR C	ce is identified below, the decountry)	
4a. The following fee(s)  lssue Fee Publication Fee (N	No small entity discount p	•	A check is enclosed.  Payment by credit ca	ard. Form PTO-2038	ge the required fee(s), any de	
	itus (from status indicated		☐ b. Applicant is no lo	nger claiming SMAI	LL ENTITY status. See 37 Cl	FR 1.27(g)(2).
NOTE: The Issue Fee an interest as shown by the	nd Publication Fee (if requeecords of the United Sta	uired) will not be accepted tes Patent and Trademark	d from anyone other than Office.	the applicant; a regi	stered attorney or agent; or th	ne assignee or other party in
Authorized Signature				Date		
					lo	
Alexandria, virginia 223	13-1430.				he public which is to file (and minutes to complete, includin mments on the amount of tir Trademark Office, U.S. Dept S. SEND TO: Commissioner displays a valid OMB control	
<del></del>		<del></del>			<del></del>	<del></del>

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE



### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/966,161 10/15/2004		10/15/2004	Eric Morton	NWISP052 6289		
22434	7590	04/12/2007		EXAM	INER	
BEYER WEA	VER LLF	P	·	PEUGH, I	BRIAN R	
P.O. BOX 7025	0			ART UNIT	PAPER NUMBER	
OAKLAND, C	A 94612-02	250		2187	<del></del>	
				DATE MAILED: 04/12/200	7	

#### Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 250 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 250 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)
	10/966,161	MORTON ET AL.
Notice of Allowability	Examiner	Art Unit
	Brian R. Peugh	2187
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this appropriate communication GHTS. This application is subject to	olication. If not included will be mailed in due course. THIS
1. $\boxtimes$ This communication is responsive to <u>the filing of 10/15/04</u> .		
2. X The allowed claim(s) is/are 1-7 & 9-26, now renumbered as	<u>s 1-25</u> .	
<ul> <li>3.  Acknowledgment is made of a claim for foreign priority ur</li> <li>a) All</li> <li>b) Some*</li> <li>c) None</li> <li>of the:</li> <li>1.  Certified copies of the priority documents have</li> </ul>	•	
2.   Certified copies of the priority documents have	been received in Application No	·
<ol><li>Copies of the certified copies of the priority do</li></ol>	cuments have been received in this	national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subminformal PATENT APPLICATION (PTO-152) which give		
5. CORRECTED DRAWINGS (as "replacement sheets") mus	t be submitted.	
(a) ☐ including changes required by the Notice of Draftspers		948) attached
1)  hereto or 2)  to Paper No./Mail Date		
(b) including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the O	ffice action of
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in t		
6. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT I		
Attachment(s)	_	
1. ☑ Notice of References Cited (PTO-892)	5. Notice of Informal P	• •
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	<ol> <li>Interview Summary Paper No./Mail Dat</li> </ol>	
<ol> <li>Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date <u>4/4/05</u></li> </ol>	7. 🛛 Examiner's Amendn	
Examiner's Comment Regarding Requirement for Deposit of Biological Material	8.   Examiner's Stateme	nt of Reasons for Allowance
	9.	
•		

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06) Art Unit: 2187

Information Disclosure Statement

The information disclosure statement (IDS) submitted on April 4, 2005 is in

compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure

statement is being considered by the examiner.

**EXAMINER'S AMENDMENT** 

An examiner's amendment to the record appears below. Should the changes

and/or additions be unacceptable to applicant, an amendment may be filed as provided

by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be

submitted no later than the payment of the issue fee.

The application has been amended as follows:

Specification page 1, line 10: Insert --, now U.S. Patent No. 7,003,633,-- before

"for".

Specification page 1, line 14: Insert --, now U.S. Patent No. 7,103,726,-- before

"for".

The numbering of claims is not in accordance with 37 CFR 1.126 which requires

the original numbering of the claims to be preserved throughout the prosecution. When

claims are canceled, the remaining claims must not be renumbered. When new claims

are presented, they must be numbered consecutively beginning with the number next

following the highest numbered claims previously presented (whether entered or not).

Misnumbered claims 9-26 been renumbered as 8-25 as seen below:

Claim 9, line 1: Replace "9" with -8--.

112

Application/Control Number: 10/966,161

Art Unit: 2187

Claim 10, line 1: Replace "10" with -9--.

Claim 10, line 1: Replace " claim 9" with -claim 8--.

Claim 11, line 1: Replace "11" with -10--.

Claim 11, line 1: Replace "claim 10" with -claim 9--.

Claim 12, line 1: Replace "12" with -11--.

Claim 13, line 1: Replace "13" with -12--.

Claim 13, line 1: Replace "claim 12" with -claim 11--.

Claim 14, line 1: Replace "14" with -13--.

Claim 14, line 1: Replace "claim 12" with -claim 11--.

Claim 15, line 1: Replace "15" with -14--.

Claim 16, line 1: Replace "16" with -15--.

Claim 17, line 1: Replace "17" with -16--.

Claim 18, line 1: Replace "18" with -17--.

Claim 18, line 1: Replace "claim 17" with -claim 16--.

Claim 19, line 1: Replace "19" with -18--.

Claim 19, line 1: Replace "claim 18" with -claim 17--.

Claim 20, line 1: Replace "20" with -19--.

Claim 20, line 2: Replace "claim 17" with -claim 16--.

Claim 21, line 1: Replace "21" with -20--.

Claim 21, line 1: Replace "claim 20" with -claim 19--.

Claim 22, line 1: Replace "22" with -21--.

Claim 22, line 1: Replace "claim 21" with -claim 20--.

Application/Control Number: 10/966,161 Page 4

Art Unit: 2187

Claim 23, line 1: Replace "23" with -22-.

Claim 23, line 1: Replace "claim 20" with -claim 19--.

Claim 24, line 1: Replace "24" with -23--.

Claim 24, line 1: Replace "claim 23" with -claim 22--.

Claim 25, line 1: Replace "25" with -24--.

Claim 25, line 2: Replace "claim 17" with -claim 16--.

Claim 26, line 1: Replace "26" with -25--. REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: The prior art, including that of Mudgett et al., Razdan et al., Keller et al., and Guo et al. teach related probing systems but fail to teach the combination including the limitation of:

(Claim 1) "...a probe filtering unit which is operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories";

(Filed Claim 17, new claim 16) "...the probe filtering unit being operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories";

(Filed Claim 26, new claim 25) "...evaluating the probe with the probe filtering unit to determine whether a valid copy of the memory line is in any of the cache

memories, the evaluating being done with reference to probe filtering information associated with the probe filtering unit and representative of states associated with selected ones of the cache memories; transmitting the probe from the probe filtering unit only to selected ones of the processing nodes identified by the evaluating; accumulating probe responses from the selected processing nodes with the probe filtering unit; and responding to the probe from the first processing node only with the probe filtering unit".

The dependent claims are allowable as being dependent upon, and thus incorporating therein, the allowable subject matter of the respective parent claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is (571) 272-4199. The examiner can normally be reached on Monday-Thursday from 7:00am to 4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/966,161 Page 6

Art Unit: 2187

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian R/Peugh Primary Examiner

March 28, 2007



Form 1449 (Modified)

,

Information Disclosure Statement By Applicant

I-- C-----1 Ch - 4- (6NI-----)

Atty Docket No. NWISP052

Application No.:

10/966,161

Applicant:

Morton et al. Filing Date

Group

(Use Several Sheets if Necessary)

10/15/04

2187

**U.S. Patent Documents** 

Examiner						Sub-	Filing
Initial,	No.	Patent No.	Date	Patentee	Class	class	Date
/BP/	Al	6,167,492	12/26/00	Keller et al.			12/23/98
i	A2	6,385,705 B1	5/7/02	Keller et al.			10/30/00
	A3	6,490,661	12/3/02	Keller et al.			12/21/98
	A4	2001/0013089	08/09/01	Weber, Wolf-Dietrich			3/12/98
	A5	6,640,287	10/28/03	Gharachorloo, et al.			1/7/02
	A6	6,658,526	12/02/03	Nguyen, et al.			10/20/99
	A7	6,085,295	07/04/00	Ekanadham et al.			10/20/97
	A8	20020046327	04/18/02	Gharachorloo et al.			06/11/01
V	A9	6,108,737	08/22/00	Sharma et al.			10/24/97

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication			Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	<u> </u>							
							1	

#### Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e	g Journal) of Publication				
/BP/	B1	TyperTransport ™ I/O Link Specification Revision 1.03, HyperTransport ™ Consortium, October 10, 2001, Copyright © 2001 HyperTransport echnology Consortium					
/BP/	B2	PCT Search Report PCT/US Mailed December 16, 2004.	503/34756, Int'l filing date 10/30/03, Search report				
/BP/	В3						
Examiner		Brian Peugh/	Date Considered 03/28/2007				

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Pg. 1 of 2

Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

NWISP052

Applicant: Morton et al.

Filing Date 10/15/04 Application No.:

10/966,161

Group 2187

10/13/04

**U.S. Patent Documents** 

Examiner		<u>-</u>				Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
/BP/	A10	6,799,252 B1	9/28/04	Bauman			
	A11	6,636,906 B1	10/21/03	Sharma et al.			
	A12	5,524,212	6/4/96	Somani et al.			
	A13	5,751,995	5/12/98	Sarangdar			
	A14	5,893,151	4/6/99	Merchant			
	A15	US 2002/0087807 A1	7/4/02	Gharachorloo et al.			
	A16	US 20040088492 A1	5/6/04	Glasco			
	A17	US 20040088493 A1	5/6/04	Glasco			
[ W	A18	US 20040117559 A1	6/17/04	Glasco			

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication			Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	<u> </u>							
	<u> </u>							
	<u> </u>							

#### **Other Documents**

Examiner								
Initial	No.	Author, Title, Date, Place (e	.g. Journal) of Publica	ation				
	B4							
/BP/		International Symposium or	High-Performance C	Computer Architecture on				
		February 2-6, 2002; pp. 251	-262.	-				
	B5	Sorin et al., "Specifying and	Verifying a Broadcas	st and a Multicast Snooping				
l /BP/		Cache Coherence Protocol",	IEEE Transactions o	n Parallel and Distributed				
1017		Systems, Vol. 13, No. 6, June 2002.						
Examiner	/Br	ian Peugh/	Date Considered	03/28/2007				

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Pg. 2 of 2

# DECLARATION FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. NWISP052

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS, the specification of which,

(check one)	1.	is attached hereto.		
	2. 🛚	was filed on Oct U.S. Applica and was ame	ation No. 10/966,161	
	3.		PCT Application Serial No	
I hereby state that amended by any an			contents of the above-identified sp	pecification, including the claims,
I acknowledge the 37, CFR §1.56.	duty to disclos	e information which is	material to the patentability of this	application in accordance with Tit
Prior Foreign App	plication(s)			
inventor's certification	te listed below	enefits under Title 35, and have also identified lication on which priori	United States code, § 119 of any d below any foreign application for party is also made.	foreign application(s) for patent patent or inventor's certificate having
a ming date before	that of the app	neation on which priori	ty is claimed.	Priority Benefits Claimed? Yes No
(Appl. No.)		(Country)	(Date Filed- Day/Month/Year)	Yes No
(Appl. No.)	<del></del>	(Country)	(Date Filed- Day/Month/Year)	_ 163 _ 110
Provisional Applie	cation(s)			
I hereby claim the l	benefit under 3	5 U.S.C. §119(e) of any	United States provisional application	on(s) listed below:
(Application No.)		(Filing Date)		
(Application No.)		(Filing Date	<u> </u>	
Prior U.S. Applica	ation(s)			
the subject matter provided by the first defined in Title 37	of each of the st paragraph of , Code of Fede	claims of this application of the Title 35, United States	ode, § 120 of any United States applons is not disclosed in the prior Un Code, § 112, I acknowledge the du which occurred between the filing n:	ited States application in the mann ty to disclose material information
10/288,347		11/4/2002	Pending	·
(Application No.)		(Filing Date	) (Status - patented, pe	nding, abandoned)
(Application No.)		(Filing Date	(Status - patented, pe	nding, abandoned)
Atty, Docket No. N	JWISPOS2		Page 1 of 2	

(Revised 03/00)

Send Correspondence To:

Customer Number: 022434

022434

Direct Telephone Calls To:

Joseph M. Villeneuve at telephone number (510) 843-6200

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Typewritten Full Sole or First Inve		Eric Morton	Citizenship:	United States
Inventor's signa		SSOM	Date of Signatur	e: 1/13/05
Residence:	(City)	Austin	(State/Country)	Texas/U.S.
Post Office Addre		12901 Majestic Oaks Drive, Austin, TX 78732		
	<b>.</b>			
Typewritten Full Sole or Second In			Citizenship:	India
Inventor's signa	ture:	Najesh	Date of Signatur	re: 1/13/05
Residence:	(City)	Austin	(State/Country)	Texas/U.S.
Post Office Addre	ess:	5817 Miramonte Drive, Austin, TX 78759		
Typewritten Full			Citizenship:	India
Sole or Third Inv	entor:	Adnan Khalcel	•	./ /
Inventor's signa	ture: 🤇	Atta sur feels	Date of Signatur	re: 1/13/05 ·
Residence:	(City)	Austin	(State/Country)	Texas/U.S.
Post Office Addre	ess:	10430 Morado Circle, Apt. #2111, Austin, TX		
Typewritten Full Sole or Fourth In		David B. Glasco	Citizenship:	United States
Inventor's signa	ture:		Date of Signatur	re:
Residence:	(City)	Austin	(State/Country)	Texas/U.S.
Post Office Addre	ess:	10337 Ember Glen Drive, Austin, TX 78726		

Atty. Docket No. NWISP052

Page 2 of 2

(Revised 03/00)

# Notice of References Cited Application/Control No. 10/966,161 Examiner Brian R. Peugh Applicant(s)/Patent Under Reexamination MORTON ET AL. Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-2001/0029574	10-2001	RAZDAN et al.	711/130
*	В	US-2004/0024836	02-2004	Keller et al.	709/213
*	С	US-6,775,749	08-2004	Mudgett et al.	711/146
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

#### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Guo, et al., "A Probe-Based Server Selection Protocol for Differentiated Service Networks", © 2002 IEEE, p. 2353-2357.
	v	
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

**Notice of References Cited** 

Part of Paper No. 20070328

Searc	h I	No	tes
-------	-----	----	-----



Application/Control No.	Applicant(s)/Patent under Reexamination  MORTON ET AL.					
10/966,161						
Examiner	Art Unit	_				
Brian B. Bauch	2107					

SEARCHED								
Class	Subclass	Date	Examiner					
711	141,148, 131,144, 145,146	3/21/2007	BRP					
709	206,213	3/21/2007	BRP					
709	216,217	3/21/2007	BRP					
709	218,219	3/21/2007	BRP					
,								

INTERFERENCE SEARCHED									
Class	Subclass	Date	Examiner						
711	148,141	3/28/2007	BRP						
	<u> </u>	-,							

SEARCH NOTES (INCLUDING SEARCH STRATEGY)							
	DATE	EXMR					
WEST search (text)	3/21/2007	BRP					
Updated WEST search (text)	3/22/2007	BRP					
Consulted Kevin Ellis	3/27/2007	BRP					
Updated WEST search (text) IEEE search	3/28/2007	BRP					

Issue	Classification

Application/Control No. 10/966,161	Applicant(s)/Patent under Reexamination MORTON ET AL.
Examiner	Art Unit
Brian R. Peugh	2187

				ISSUE	CI	AS	SIF	ICAT	TION	<u> </u>	-					
		ORIGINAL					<del></del>			TIONAL	CLAS	SIFICAT	TION			
CLASS SUBCLASS					CLAIMED NON-CLAIMED											
	711		14	<u> </u>	G 06 F 12 /00							. 1				
		OSS REFEREN			ł											
CLASS		ASS (ONE SU		P BI OCK)	1				1	•					1	
711	141	700 (0112 00	BCDAGG F EI	T DECORA	<del> </del>											
					1-				<del>.</del>						<del>'</del> ,	<del></del>
					-	-			<del></del>						<del>,</del>	
		-			╂		$\vdash$		$\frac{}{}$		-				<del>'</del> ,	
		-			1	-										
		<u> </u>		l	$\bot$	<del>ŋ_</del>		,	<del>1</del>							
(Aş81	stant Exar	miner) (Da	te)	2	A R	Peug	gh (	   50/6		,	Total	Claim	s Allov	ved: 2	5	
	7 1	.11				xamil	ner /					O.G.	۵۱			.G.
(Legal/ins	struments	Examiner)	// O7 (Date)	(Primary	Exaction	ner)		(Date)			rimt	Claim(	ارد			t Fig.
L(7)	4		,/									1			2	0
Claim	s renum	bered in the	e same or	der as pre	sent	ed hy	/ appl	icant		PA		Пт	.D.		ПР	1.47
<del></del>	T T				730.11	Ĭ				r				[.		
Final		Final	Final	Original		Final	Original		Final	Original		Final	Original		Final	Original
1 1	] [	31		61			91	] [		121			151			181
2 2	<b>↓</b>	32		62			92			122			152			182
3 3	┦ ┣	33		63	-		93 94	-		123 124			153 154			183 184
5 5	1	35		65	F		95	1		125			155			185
6 6	] [	36		66			96	] [		126			156			186
7 7	4	37		67	-		97			127			157			187
8	┨╴├	38		68	F		98	4 }		128			158			188
8 9 9 10	┨╴┞	39 40		69 70	H		99 100	1		129 130			159 160			189 190
10 11	┪. ┢	41		71			101	1 1		131			161			191
11 12	] [	42		72			102	] [		132			162			192
12 13	-	43	<u> </u>	73	L		103	4 1		133			163			193
13   14 14   15	┨╶┞	44	<u> </u>	74 75	-		104 105	- }		134 135			164 165			194 195
15 16	-{ 	45	}	76	-		105	1 }		136			166			196
16 17	1	47		77	r		107	1		137			167			197
17 18	] [	48		78			108	]		138			168			198
18 19	1 [	49		79	F		109	] [		139			169			199
19 20	┨ ├	50	<u> </u>	80	-		110	} }		140			170			200
20 21 21 22	┨ ├	51 52		81 82	-		111 112	<del> </del>		141 142			171 172			201 202
22 23	1	53		83			113	1 1		143			173			203
23 24	] [	54		84			114	1		144			174			204
24 25	1 [	55		85	ſ		115	. [		145			175			205
25 26	┤ ├	56	<u> </u>	86	⊦		116	<b>∤                                    </b>		146			176			206
27	┨	57 58		87 88	-		117 118	<del> </del>		147 148			177 178			207 208
29	1	59		89	 		119	1 }		149			179	.		209
30	1	60		90			120			150			180		_	210

U.S. Patent and Trademark Office

Part of Paper No. 20070328



#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. Box 1450
P. Box 1450
P. Alexandria, Vriginia 22313-1450
P. Box 1450
P. Box 1450
P. Box 1450
P. Box 1450

Bib Data Sheet

**CONFIRMATION NO. 6289** 

SERIAL NUMB 10/966,161	ER	FILING OR 371(c) DATE 10/15/2004 RULE 1.47	(	CLASS 711	GRO	<b>UP AR</b> 1 2187	r unit	ATTORNEY DOCKET NO. NWISP052		
Eric Morton, Austin, TX; Rajesh Kota, Austin, TX; Adnan Khaleel, Austin, TX; David B. Glasco, Austin, TX; This application is a CIP of 10/288,347 11/04/2002 FAT/7,003,633  *** FOREIGN APPLICATIONS ************************************										
Foreign Priority claimed  ves and										
22434							·			
TITLE Reducing probe to	raffic	in multiprocessor syste	ems							
FILING FEE RECEIVED No to charge/credit DEPOSIT ACCOUNT No for following:					☐ <sub>1.1</sub> time )	6 Fees ( 7 Fees ( 8 Fees (	Proce	essing Ext. of		



Home | Login | Logout | Access Information | Alerts |

#### Welcome United States Patent and Trademark Office

**3回** Search Session History

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Edit an existing query or compose a new query in the Search Query Display.

## Select a search number (#)

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

#### Wed, 28 Mar 2007, 9:49:06 AM EST

Search Query Display



- #1 (((probe) <sentence> (filter <or> filtering))<in>metadata)
- #2 (((probe) <near/2> (filter <or> filtering))<in>metadata)
- #3 (((probe) <near/2> (route <or> routing))<in>metadata)
- #4 (((probe) <sentence> (route <or> routing) <sentence> cache) <in>metadata)
- #5 (((probe) <sentence> (cache <or> caching) <sentence> cache) <in>metadata)

indexed by Inspec\*

Help Contact Us Privacy & :

© Copyright 2006 IEEE -

# Freeform Search

Database:	US Pre-Grant Publication US Patents Full-Text Data US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents In IBM Technical Disclosure	abase ase ndex						
Term:	Term: 7003633.pn. or 7103726.pn.							
Display:	10 Documents in 1	Display Format: TI	Starting with Number 1					
Generate:	O Hit List @ Hit Co	unt 🖰 Side by Side	C Image					
	Search	n Clear l	nterrupt					
		Search History						
DATE: Wedne	sday, March 28, 2007	Purge Queries	Printable Copy Create Case					
Set Name Quer side by side	<u> </u>	<u> Iit Count Set Name</u> result set						
•	LUR=YES; OP=OR							
<u>L1</u> 70036	33.pn. or 7103726.pn.	2 <u>L1</u>						
END OF SEARC	CH HISTORY							

Freeform Search Page 1 of 2

# Freeform Search

	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database								
Database:	EPO Abstracts Database								
	JPO Abstracts Database Derwent World Patents Index								
	IBM Technical Disclosure Bulletins								
Term:	127 and ((prob\$3 or filter\$3) with (state or coherenc\$4))								
Display:	Documents in <u>Display Format</u> : - Starting with Number 1								
Generate:	O Hit List O Hit Count O Side by Side O Image								
	Search Clear Interrupt								
	Search History								

DATE: Thursday, March 22, 2007 Purge Queries Printable Copy Create Case

Set Nam side by sid		Hit Count S	Set Name result set
DB = P	GPB, USPT; PLUR=YES; OP=OR		
<u>L29</u>	127 and ((prob\$3 or filter\$3) with (state or coherenc\$4))	35	<u>L29</u>
<u>L28</u>	110 and (probe near2 (rout\$3 or filter\$3))	44	<u>L28</u>
<u>L27</u>	110 and (probe near4 (rout\$3 or filter\$3))	49	<u>L27</u>
<u>L26</u>	L12 and mask\$3	0	<u>L26</u>
<u>L25</u>	L12 and asic	1	<u>L25</u>
<u>L24</u>	L12 and (hdl or language)	0	<u>L24</u>
<u>L23</u>	L12 and code	0	<u>L23</u>
<u>L22</u>	L12 and netlist	0	<u>L22</u>
<u>L21</u>	112 and (simulat\$4)	0	<u>L21</u>
<u>L20</u>	112 and (simulatable)	0	<u>L20</u>
<u>L19</u>	112 and (strsimulatable)	0	<u>L19</u>
<u>L18</u>	112 and (structure\$1)	0	<u>L18</u>
<u>L17</u>	112 and (medium)	. 0	<u>L17</u>
<u>L16</u>	112 and (integrated)	1	<u>L16</u>
<u>L15</u>	112 and (data near2 structures)	0	<u>L15</u>
<u>L14</u>	110 and (probe with filter\$3 with (unit or controller or node))	) 22	<u>L14</u>

Freeform Search Page 2 of 2

<u>L13</u>	L12 and (state\$1 with cache)	1	<u>L13</u>
<u>L12</u>	7003633.pn.	1	<u>L12</u>
<u>L11</u>	L10 and (prob\$3 with (filter\$3))	181	<u>L11</u>
<u>L10</u>	L9 or 18	16943	<u>L10</u>
<u>L9</u>	709/206,213,216,217,218,219.ccls.	14752	<u>L9</u>
<u>L8</u>	711/131,146,144,145.ccls.	2261	<u>L8</u>
<u>L7</u>	L6 and (prob\$3 with (filter\$3))	21	<u>L7</u>
<u>L6</u>	11 or 12 or 14 or L5	93	<u>L6</u>
<u>L5</u>	(glasco with david).in.	72	<u>L5</u>
<u>L4</u>	(khaleel with adnan).in.	2	<u>L4</u>
<u>L3</u>	(rajkhaleel with adnan).in.	0	<u>L3</u>
<u>L2</u>	(rajesh with kota).in.	36	<u>L2</u>
<u>L1</u>	(eric with morton).in.	15	<u>L1</u>

### END OF SEARCH HISTORY

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NUMBER	FILING OR 371(c) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
10/966 161	10/15/2004	Fric Morton	NWISP052

**CONFIRMATION NO. 6289** 

22434 BEYER WEAVER LLP P.O. BOX 70250 OAKLAND, CA94612-0250

Title: Reducing probe traffic in multiprocessor systems

Publication No. US-2007-0055826-A1

Publication Date: 03/08/2007

#### NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seq. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Office of Public Records. The Office of Public Records can be reached by telephone at (703) 308-9726 or (800) 972-6382, by facsimile at (703) 305-8759, by mail addressed to the United States Patent and Trademark Office, Office of Public Records, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently http://pair.uspto.gov/. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 703-305-3028.

Pre-Grant Publication Division,	703-605-4283



#### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gev

APPLICATION NUMBER	FILING or 371(c) DATE	GRP ART UNIT	FIL FEE REC'D	ATTY.DOCKET.NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
10/966,161	10/15/2004	2187	1170	NWISP052	25	25	3

**CONFIRMATION NO. 6289** 

022434 BEYER WEAVER & THOMAS, LLP P.O. BOX 70250 OAKLAND, CA94612-0250 **UPDATED FILING RECEIPT** 

Date Mailed: 11/29/2006

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please mail to the Commissioner for Patents P.O. Box 1450 Alexandria Va 22313-1450. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

#### Applicant(s)

Eric Morton, Austin, TX; Rajesh Kota, Austin, TX; Adnan Khaleel, Austin, TX; David B. Glasco, Austin, TX;

#### **Assignment For Published Patent Application**

Newisys, Inc., A Delaware corporation

Power of Attorney: None

Domestic Priority data as claimed by applicant

This application is a CIP of 10/288,347 11/04/2002 PAT 7,003,633

Foreign Applications

If Required, Foreign Filing License Granted: 11/23/2004

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US10/966,161** 

**Projected Publication Date:** 03/08/2007

Non-Publication Request: No

Early Publication Request: No

Title

Reducing probe traffic in multiprocessor systems

#### **Preliminary Class**

711

#### PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

# LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

#### **GRANTED**

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

#### **NOT GRANTED**

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).



#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gev

APPLICATION NUMBER	FILING or 371(c) DATE	GRP ART UNIT	FIL FEE REC'D	ATTY.DOCKET.NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
10/966,161	10/15/2004	2187	1170	NWISP052	25	25	3

**CONFIRMATION NO. 6289** 

022434 BEYER WEAVER & THOMAS, LLP P.O. BOX 70250 OAKLAND, CA94612-0250 **UPDATED FILING RECEIPT** 

Date Mailed: 11/29/2006

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please mail to the Commissioner for Patents P.O. Box 1450 Alexandria Va 22313-1450. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

#### Applicant(s)

Eric Morton, Austin, TX; Rajesh Kota, Austin, TX; Adnan Khaleel, Austin, TX; David B. Glasco, Austin, TX;

#### **Assignment For Published Patent Application**

Newisys, Inc., A Delaware corporation

Power of Attorney: The patent practitioners associated with Customer Number 022434

Domestic Priority data as claimed by applicant

This application is a CIP of 10/288,347 11/04/2002 PAT 7,003,633

Foreign Applications

If Required, Foreign Filing License Granted: 11/23/2004

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US10/966.161** 

Projected Publication Date: 03/08/2007

Non-Publication Request: No
Early Publication Request: No

Title

Reducing probe traffic in multiprocessor systems

#### **Preliminary Class**

711

#### PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

# LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

#### **GRANTED**

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

#### **NOT GRANTED**

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450
WWW.USPTO.ROV

Paper No. None

BEYER WEAVER & THOMAS LLP P.O. BOX 70250 OAKLAND CA 94612-0250

**COPY MAILED** 

MAY 2 3 2005

In re Application of

• OFFICE OF PETITIONS

Eric Morton, Rajesh Kota, Adnan Khaleel, and David B, Glasco

DECISION ON PETITION UNDER 37 C.F.R. §1.47(a)

Application No. 10/966,161

Filed: October 15, 2004 Attorney Docket No. NWISP052

Title: REDUCING PROBE TRAFFIC IN

MULTIPROCESSOR SYSTEMS

This is in response to the petition under 37 C.F.R. §1.47(a)<sup>1</sup>, filed February 11, 2005.

On October 15, 2004, the application was deposited, identifying Eric Morton, Rajesh Kota, Adnan Khaleel, and David B,. Glasco as joint inventors. No oath or declaration was included on filing. On November 24, 2004, a "Notice to File Missing Parts of Nonprovisional Application – Filing Date Granted" (Notice) was mailed, indicating that a fully executed oath or declaration and the associated surcharge were required, along with a the basic filing fee and additional claim fees. This Notice set a two-month period for reply.

With the instant petition, Petitioner has also submitted the petition fee, the associated surcharge, the basic filing fee and additional claim fees, a declaration which has been executed by each of

<sup>1</sup>A grantable petition under 37 C.F.R. §1.47(a) requires:

<sup>(1)</sup> the petition fee of \$130;

<sup>(2)</sup> a surcharge of either \$65 or \$130 if the petition is not filed at the time of filing the application, as set forth in 37 CFR § 1.16(e);

<sup>(3)</sup> a statement of the last known address of the non-signing inventors;

<sup>(4)</sup> either

a) proof that a copy of the entire application (specification, claims, drawings, and the oath or declaration) was sent or given to the non-signing inventor for review and proof that the nonsigning inventor refuses to join in the application or

b) proof that the non-signing inventor cannot be found or reached after diligent effort;

<sup>(5)</sup> a declaration which complies with 37 CFR §1.63.

the inventors save Mr. Glasco, copies of various e-mails, and a statement of facts. Petitioner has further included a one-month extension of time to make timely this response.

Petitioner has failed to supply the last known address of the non-signing inventor. The Office will presume that the last known address is that which has been listed on the declaration, and Petitioner must notify the Office if this assumption is not correct.

Petitioner has met each of the 5 requirements above.

The petition is GRANTED and this application is hereby accorded Rule §1.47(a) status.

As provided in Rule 1.47(a), this Office will forward notice of this application's filing to the non-signing inventor at the address given in the petition. Notice of the filing of this application will also be published in the Official Gazette.

After this decision is mailed, the application will be forwarded to Technology Center 2100 for further processing.

The general phone number for the Office of Petitions which should be used for status requests is (571) 272-3282. Telephone inquiries regarding *this decision* should be directed to the undersigned at (571) 272-3225.

Paul Shanoski Senior Attorney Office of Petitions

United States Patent and Trademark Office



#### UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450
WWW.USPTD.GOV

David B, Glasco 10337 Ember Glen Drive Austin, TX 78726

In re Application of

Eric Morton, Rajesh Kota, Adnan Khaleel, and David

B,. Glasco

Application No. 10/966,161 Filed: October 15, 2004

Attorney Docket No. NWISP052

Title: REDUCING PROBE TRAFFIC IN

MULTIPROCESSOR SYSTEMS

**COPY MAILED** 

MAY 2 3 2005

LETTER

**OFFICE OF PETITIONS** 

Dear Mr. Glasco

You are named as a joint inventor in the above-identified United States patent application filed under the provisions of 35 U.S.C. 116 (United States Code) and 37 CFR 1.47(a), Rules of Practice in Patent Cases. Should a patent be granted on the application you will be designated therein as a joint inventor.

As a named inventor you are entitled to inspect any paper in the file wrapper of the application, order copies of all or any part thereof (at a prepaid cost per 37 CFR 1.19) or make your position of record in the application. Alternatively, you may arrange to do any of the preceding through a registered patent attorney or agent presenting written authorization from you. If you care to join the application, the attorney of record below would presumably assist you. Joining in the application would entail the filing of an appropriate oath or declaration by you pursuant to 37 CFR 1.63.

Telephone inquiries regarding this communication should be directed to the undersigned at (571) 272-3225. Requests for information regarding your application should be directed to the File Information Unit at (703) 308-2733. Information regarding how to pay for and order a copy of the application, or a specific paper in the application, should be directed to the Certification Division at (703) 308-9726 or 1-800-972-6382 (outside the Washington D.C. area).

Paul Shanoski Senior Attorney Office of Petitions

United States Patent and Trademark Office

cc: BEYER WEAVER & THOMAS LLP P.O. BOX 70250

OAKLAND CA 94612-0250





#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Morton et al.

Attorney Docket No.: NWISP052

Application No.: 10/966,161

Examiner: Not yet assigned

Filed: October 15, 2004

Group: 2187

Title: REDUCING PROBE TRAFFIC IN

MULTIPROCESSOR SYSTEMS

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first-class mail on

March 31, 2005 in an envelope addressed to the Commissioner for Patents, P.O. Box 1459 A (exandria, VA 22313-140).

Signed:

INFORMATION DISCLOSURE STATEMENT 37 CFR §§1.56 AND 1.97(b)

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

The references listed in the attached PTO Form 1449, copies of which are attached, may be material to examination of the above-identified patent application. Applicants submit these references in compliance with their duty of disclosure pursuant to 37 CFR §§1.56 and 1.97. The Examiner is requested to make these references of official record in this application.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

This Information Disclosure Statement is: (i) filed within three (3) months of the filing date of the above-referenced application, (ii) believed to be filed before the mailing date of a first Office Action on the merits, or (iii) believed to be filed before the mailing of a first Office Action after the filing of a Request for Continued Examination under §1.114. Accordingly, it is believed that no fees are due in connection with the filing of this Information Disclosure

Statement. However, if it is determined that any fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 500388 (Order No. NWISP052).

Respectfully submitted,
BEYER WEAVER & THOMAS, LLP

Joseph M. Villeneuve Registration No. 37,460

P.O. Box 70250 Oakland, CA 94612-0250 (510) 663-1100



Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No. Application No.: NWISP052 10/966,161

Applicant:

Morton et al.

Filing Date Group 10/15/04 2187

#### **U.S. Patent Documents**

Examiner						Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
	A1	6,167,492	12/26/00	Keller et al.		_	12/23/98
	A2	6,385,705 B1	5/7/02	Keller et al.			10/30/00
	A3	6,490,661	12/3/02	Keller et al.			12/21/98
	A4	2001/0013089	08/09/01	Weber, Wolf-Dietrich			3/12/98
	A5	6,640,287	10/28/03	Gharachorloo, et al.			1/7/02
	A6	6,658,526	12/02/03	Nguyen, et al.			10/20/99
	A7	6,085,295	07/04/00	Ekanadham et al.			10/20/97
	A8	20020046327	04/18/02	Gharachorloo et al.			06/11/01
	A9	6,108,737	08/22/00	Sharma et al.			10/24/97

Foreign Patent or Published Foreign Patent Application

	oreign ratent	or rabiished	Torcign Tatent.	Applicatio	ш		
	Document	Publication	Country or		Sub-	Trans	slation
No.	No.	Date	Patent Office	Class	class	Yes	No
						1	
		Document	Document Publication	Document Publication Country or	Document Publication Country or		Document Publication Country or Sub- Trans

#### **Other Documents**

Examiner								
Initial	No.	uthor, Title, Date, Place (e.g. Journal) of Publication						
	B1	HyperTransport TM I/O Link Specification Revision 1.03, HyperTransport TM						
	<u> </u>	Consortium, October 10, 2001, Copyright © 2001 HyperTransport						
	ĺ	Technology Consortium						
	B2	PCT Search Report PCT/US03/34756, Int'l filing date 10/30/03, Search report						
	<u> </u>	Mailed December 16, 2004.						
	B3	Bilir et al., "Multicast Snooping: A New Coherence Method Using a Multicast						
		Address Network", Computer Architecture, 1999. Proceedings of the 26 <sup>th</sup>						
		International Symposium on, May 2-4, 1999.						
Examiner		Date Considered						

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Pg. 1 of 2

O 1 P & 2005 & 3

Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

NWISP052

Applicant:

Morton et al. Filing Date

10/15/04

Application No.:

10/966,161

Group 2187

**U.S. Patent Documents** 

Examiner						Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
	A10	6,799,252 B1	9/28/04	Bauman			
	A11	6,636,906 B1	10/21/03	Sharma et al.			
	A12	5,524,212	6/4/96	Somani et al.			
	A13	5,751,995	5/12/98	Sarangdar			
	A14	5,893,151	4/6/99	Merchant			
	A15	US 2002/0087807 A1	7/4/02	Gharachorloo et al.			
	A16	US 20040088492 A1	5/6/04	Glasco			
	A17	US 20040088493 A1	5/6/04	Glasco			
	A18	US 20040117559 A1	6/17/04	Glasco	4		

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication			Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
		1						

#### **Other Documents**

Examiner		
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	B4	Martin et al., "Bandwidth Adaptive Snooping", Proceedings of the Eighth
		International Symposium on High-Performance Computer Architecture on
		February 2-6, 2002; pp. 251-262.
	B5	Sorin et al., "Specifying and Verifying a Broadcast and a Multicast Snooping
		Cache Coherence Protocol", IEEE Transactions on Parallel and Distributed
		Systems, Vol. 13, No. 6, June 2002.
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Pg. 2 of 2





#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Morton et al.

Attorney Docket No.: NWISP052

Application No.: 10/966,161

Examiner: Not yet assigned

Filed: October 15, 2004

Group: 2187

Title: REDUCING PROBE TRAFFIC IN

MULTIPROCESSOR SYSTEMS

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first-class mail on

February 7, 200 an envelope addressed to the Commissioner for Patents, P.O. Bey 1450 Alexandria, VA 22313-1450

Signed •

lia Mikohell-Hayar

PETITION FOR APPLICATION BY OTHER THAN ALL THE INVENTORS
Pursuant to 37 C.F.R. §1.47 (a)

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicants Eric Morton, Rajesh Kota, and Adnan Khaleel (the "remaining joint inventors") hereby petition the Commissioner to accept for application the above-identified U.S. Patent Application by other than all of the inventors.

The above-referenced application names four (4) inventors: Eric Morton, Rajesh Kota, Adnan Khaleel, and David B. Glasco. The joint inventors Eric Morton, Rajesh Kota, and Adnan Khaleel have executed the application, however, Mr. Glasco has refused to execute the application.

Filed herewith in response to the Notice to File Missing Parts of Application (Filing Date Granted) is the Patent Declaration of the signing inventors with the signature block of the non-signing inventor, Mr. Glasco, left blank. In accordance with M.P.E.P. §409.09(a), it is respectfully submitted that this Declaration may be treated as having been signed by the remaining joint inventors, on behalf of the non-signing inventor, Mr. Glasco.

A Declaration of Facts in Support of Applying on Behalf of Omitted Inventors is also attached hereto and provides proof of the pertinent facts regarding the omitted inventor who refused to sign as required by 37 C.F.R. §1.47(a) and M.P.E.P. §409.03(d).

02/15/2005 SSANDARA 00000001 10966161 04 FC:1463 In view of the refusal of the omitted inventor to sign the papers required for the above-identified application, the remaining joint inventors are believed to be entitled to make such an application on behalf of and as agents for the omitted inventors. The required fee pursuant to 37 C.F.R. §1.17(i) is enclosed.

Respectfully submitted, BEYER WEAVER & THOMAS, LLP

Joseph M. Villeneuve Registration No. 37,460

P.O. Box 70250 Oakland, CA 94612-0250 (510) 663-1100



re application of: Morton et al.

Attorney Docket No.: NWISP052

Application No.: 10/966,161

Examiner: Unassigned

Filed: October 15, 2004

Group: 2187

Title: REDUCING PROBE TRAFFIC IN

**MULTIPROCESSOR SYSTEMS** 

# POWER OF ATTORNEY BY ASSIGNEE, 37 CFR §3.73 STATEMENT, AND EXCLUSION OF INVENTOR UNDER 37 CFR §3.71

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

**NEWISYS, INC.** is the assignee of the above-referenced patent application by virtue of an assignment document. The assignment document is/was recorded:

	at Reel, Frame(s)
	on
$\boxtimes$	submitted concurrently herewith

The assignee represents, pursuant to 37 C.F.R. §3.73(b), that the undersigned is a representative authorized and empowered to sign on behalf of the assignee.

Pursuant to 37 C.F.R. §§1.36 and 3.71, the assignee hereby revokes all powers of attorney previously given and hereby appoints the law firm of Beyer Weaver & Thomas, LLP and all practitioners who are associated with the **Customer Number 022434** as principal attorneys to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Please send all correspondence for this application as follows:

Customer Number 022434

022434

Attorney Docket No. NWISP052

#### BEYER WEAVER& THOMAS, LLP P.O. Box 70250 Oakland, CA 94612-0250

#### Please direct any calls to Joseph M. Villeneuve (510) 843-6200.

Further, pursuant to 37 C.F.R. §3.71, the assignee hereby states that prosecution of the above-referenced patent application is to be conducted to the exclusion of the inventor(s).

Assignee of Interest:

Company Name

Newisys, Inc.

Address

10814 Jollyville Road

Bldg. 4, Ste. 300 Austin, TX 78738

Date 1/13/05

Name: Phil Hester

Title: CEO



In re application of: Morton et al.

Attorney Docket No.: NWISP052

Application No.: 10/966,161

Examiner: Not yet assigned

Filed: October 15, 2004

Group: 2187

Title: REDUCING PROBE TRAFFIC IN

MULTIPROCESSOR SYSTEMS

# DECLARATION OF FACTS IN SUPPORT OF APPLYING ON BEHALF OF OMITTED INVENTORS Pursuant to 37 C.F.R. §1.47 (a)

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This declaration is made as to the facts that are relied upon to establish the *bona fide* effort made to secure the execution of the Declaration for the above-identified patent application by the nonsigning inventor, David B. Glasco. This declaration is being made by the available person having first-hand knowledge of the facts recited therein

- I, Joseph M. Villeneuve, do hereby declare:
- I am a patent attorney involved in the preparation of the above referenced application.
   The application names four inventors, Eric Morton, Rajesh Kota, Adnan Khaleel, and David B Glasco. All were employed by and/or under an obligation to assign the invention to Newisys, Inc. ("Newisys") at the time the invention of the subject application was made.
- 2. On August 20, 2004, my assistant, Mia Mitchell-Haynes, sent a Declaration for Original U.S. Patent Application ("Declaration"), Power of Attorney by Assignee ("Power of Attorney"), and an Assignment of Patent Application ("Assignment") to Don Blaszak, Project Manager at Newisys, by Federal Express requesting that he have each of the

inventors sign and date the Declaration and Assignment for filing with the application in the U.S. Patent Office. A copy of the cover letter dated August 20, 2004, is attached as Exhibit A.

- 3. The application was filed without an executed Patent Declaration on October 15, 2004.

  A Notice to File Missing Parts was mailed November 24, 2004.
- 4. On December 23, 2004, my assistant, Mia Mitchell-Haynes, e-mailed a Declaration for Original U.S. Patent Application ("Declaration"), Power of Attorney by Assignee ("Power of Attorney"), and an Assignment of Patent Application ("Assignment") to Mr. Blaszak for execution by each of the inventors. A copy of Ms. Mitchell-Haynes' e-mail message of December 23, 2004 is attached hereto as Exhibit B.
- 5. On January 31, 2005, I received an e-mail from Mr. Blaszak stating that David Glasco decided not to sign the Declaration. Included in Mr. Blaszak's e-mail are copies of e-mails exchanged between Richard Oehler, Chief Technology Officer of Newisys, and Mr. Glasco in which Mr. Glasco clearly and unequivocally indicates his refusal to sign the Declaration. A copy of Mr. Blaszak's e-mail of January 31, 2005, including the e-mail exchange between Mr. Glasco and Mr. Oehler is attached hereto as Exhibit C.
- 6. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Joseph M. Villeneuve

Reg No.: 37,460

2/7/05

Date



# BEYER WEAVER & THOMAS, LLP

#### INTELLECTUAL PROPERTY LAW

2030 Addison Street, Seventh Floor, Berkeley, CA 94704 Telephone: (510) 843-6200 Facsimile: (510) 843-6203 www.beyerlaw.com

## **EXHIBIT A**

August 20, 2004

Don Blaszak Newisys, Inc. 10814 Jollyville Road Building 4, Suite 300 Austin, Tx 78738 By Federal Express

Re:

U.S. Patent Application Entitled: Reducing Probe Traffic in Multiprocessor Systems

Our File: NWISP052

Dear Don:

We have now revised the application in accordance with the Inventor's comments.

Enclosed please find a <u>Declaration</u> and an <u>Assignment</u> of rights to NEWISYS, Inc. for each of the inventors to execute, (a separate assignment document is enclosed for David Glasco's signature). Please have each Inventor sign and date each of the enclosed forms by their name.

Also enclosed is a <u>Power of Attorney</u> to be signed by Phil Hester, CEO. When all documents have been properly executed, please return the application together with the executed documents so that we may file them with the U.S. Patent and Trademark Office.

Please note that by law this application (as filed) will be published in the U.S. at 18 months from the earliest priority date. If the application will not be filed internationally, you may choose to request nonpublication, but this request **must** be made upon filing the application. You also have options of early publication and republication, but as these issues are complex, please telephone us should you have any questions on any aspect of publication.

Finally, we would again like to remind you of our duty to disclose the most pertinent prior art of which you are aware to the Patent and Trademark Office. If you can think of any pertinent references or patents, or any similar existing technology, please let us know. The duty to disclose prior art continues until the patent actually issues; if you become aware of other prior art in the future, please let us know.

Best regards,

BEYER WEAVER & THOMAS, LLP

Joseph M. Villeneuve

JMV:mmh Enclosures

cc: Richard Oehler (w/out encls.)

Judith E. Brown (w/copy of cover letter & Application)

SILICON VALLEY OFFICE • 590 W. El Camino Real • Mountain View • CA • 94040 • Telephone: (650) 961-8300 • Facsimile: (650) 961-8301

#### **EXHIBIT B**

From 1 | Mila Mitchell | Blaszak, Don | 12/23/2004 2:12:21 PM | Formal papers for NWISP052

Hello Don,

I am attaching an electronic copy of the application and drawings as filed with the Patent Office along with formal papers for the inventors execution in your application entitled "Reduced Probe Traffic in Multiprocessor Systems", filed on October 15, 2004.

The following documents are attached:

- 1. Declaration for Original U.S. Patent Application. \*Please verify that the inventor's address is current.
- 2. Assignment of Patent Application. \*I've attached a separate assignmend for David Glasco's signature.
- 3. Power of Attorney by Assignee. \*This form is set-up for Phil Hester's signature.

Please have these documents signed and dated and returned to our office no later than January 17, 2004 (we have a deadline of 1/24/04 to file these documents).

Our new address is:

Attn: Mia Mitchell-Haynes 500 12th Street, Suite 200 Oakland, CA 94607

Thank you for your assistance with this matter.

Regards,

Mia

# FEB 1 1 2005

#### **EXHIBIT C**

From: Abon Blaszak" <don.blaszak@newisys.com>

To: "Joseph Villeneuve (E-mail)" <joev@beyerlaw.com>

Date:

1/31/2005 2:13:42 PM

Subject:

NWISP052

Joe,

David has decided not to sign, but I do have the other signatures. How do we proceed?

Thanks, Don 512-340-9050 x229

----Original Message-----From: Rich Oehler

Sent: Monday, January 31, 2005 3:56 PM

To: Don Blaszak Subject: FW: Hello

Don, after all of the dancing, we are going home alone.

Please tell Joe and have him start the next steps without David.

Rich

----Original Message-----

From: David Glasco [mailto:daveglasco@swbell.net]

Sent: Monday, January 31, 2005 8:53 AM

To: Rich Oehler Subject: RE: Hello

Rich,

I've decided not to sign the patent. Just too many potential issues involved.

#### David

- --- Rich Oehler <rich.oehler@newisys.com> wrote:
- > David, I will be back in town Feb 1 afternoon
- > through 4 afternoon. Will any of those days work for
- > you for lunch, dinner or coffee?

>

- > We are into the extension period on this application
- > and we really need to conclude this process shortly.
- > Rich

- 1

- > ----Original Message-----
- > From: David Glasco [mailto:daveglasco@swbell.net]
- > Sent: Thursday, January 20, 2005 3:21 PM
- > To: Rich Oehler
- > Subject: Hello

>



CC: "inventions" <inventions@newisys.com>, "Rich Oehler" <rich.oehler@newisys.com>



In Application of: Morton et al.

Attorney Docket No.: NWISP052

Application No.: 10/966,161

Examiner: Not yet assigned

Filed: October 15, 2004

Group: 2187

Title: REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first-class mail on February 7, 2005 in an envelope addressed to the Commissioner for Patents, P.O. Box 1450 Alexandria, VA 23313 1450.

Signed:

RESPONSE TO NOTICE TO FILE MISSING PARTS

Mail Stop Missing Parts
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Enclosed herewith is the executed Declaration and Power of Attorney in response to the Notice to File Missing Parts of Application--Filing Date Granted mailed November 24, 2004. Please file these documents in the subject application.

Applicant hereby request a one month(s) extension of time in which to respond to the Notice to File Missing Parts of Application--Filing Date Granted mailed November 24, 2004.

Enclosed is our Check No. 10214 for \$1,700.00 in payment of the filing fee, excess claims fee, surcharge, and one-month(s) extension fee (if any) for a Large Entity. The Commissioner is authorized to charge any additional fees that may be due to our Deposit Account No. 500388 (Order No. 50-0388).

02/15/2005 SSANDARA 00000001 10966161

05 FC:1251

120.00 OP

Respectfully submitted,

BEYER WEAVER & THOMAS, LLP

Joseph M. Villeneuve Registration No. 37,460

P.O. Box 70250 Oakland, CA 94612-0250 (510) 663-1100





UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trudemark Office Address COMMISSIONER FOR PATENTS P.O. Dox 1450 Alexandria, Vinginia 22313-1450 www.night.pox

APPLICATION NUMBER

**BEYER WEAVER & THOMAS LLP** 

BERKELEY, CA 94704-0778

FILING OR 371 (c) DATE

FIRST NAMED APPLICANT

ATTORNEY DOCKET NUMBER

10/966,161

022434

P.O. BOX 778

10/15/2004

Eric Morton

NWISP052

**CONFIRMATION NO. 6289** 

**FORMALITIES LETTER** 

OC000000014447731

Date Mailed: 11/24/2004

#### NOTICE TO FILE MISSING PARTS OF NONPROVISIONAL APPLICATION

FILED UNDER 37 CFR 1.53(b)

Filing Date Granted

#### Items Required To Avoid Abandonment:

An application number and filing date have been accorded to this application. The item(s) indicated below, however, are missing. Applicant is given TWO MONTHS from the date of this Notice within which to file all required items and pay any fees required below to avoid abandonment. Extensions of time may be obtained by filing a petition accompanied by the extension fee under the provisions of 37 CFR 1.136(a).

- The statutory basic filing fee is missing. Applicant must submit \$ 790 to complete the basic filing fee for a non-small entity. If appropriate, applicant may make a written assertion of entitlement to small entity status and pay the small entity filing fee (37 CFR 1.27).
- The oath or declaration is missing. A properly signed oath or declaration in compliance with 37 CFR 1.63, identifying the application by the above Application Number and Filing Date, is required.
- To avoid abandonment, a late filing fee or oath or declaration surcharge as set forth in 37 CFR 1.16(e) of \$130 for a non-small entity, must be submitted with the missing items identified in this letter.

The applicant needs to satisfy supplemental fees problems indicated below.

The required item(s) identified below must be timely submitted to avoid abandonment:

 Additional claim fees of \$90 as a non-small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due. 02/15/2005 SSANDARA 00000001 10966161

**SUMMARY OF FEES DUE:** 

01 FC:1001 02 FC:1051

- \$790 Statutory basic filing fee.
- \$130 Late oath or declaration Surcharge.

- Total additional claim fee(s) for this application is \$90
  - \$90 for 5 total claims over 20.

Replies should be mailed to: Mail Stop Missing Parts

**Commissioner for Patents** 

P.O. Box 1450

Alexandria VA 22313-1450

A copy of this notice <u>MUST</u> be returned with the reply.

Customer Service Center

Initial Patent Examination Division (703) 308-1202

PART 2 - COPY TO BE RETURNED WITH RESPONSE

# DECLARATION FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. NWISP052

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS, the specification of which.

REDUCING PRO	_		YSTEMS, the specificat	tion of which	h,
(check one)	1. 🔲 is atta	ched hereto.			
	2. 🛛 was fi	U.S. Application N	5, 2004 o. <u>10/966,161</u> on		
	3. was fi	led on International PCT and was amended of	Application Serial No	a	
I hereby state that amended by any ar	I have reviewed and mendment referred to ab	understand the conterpove.	nts of the above-identifi	ed specifica	tion, including the claims, a
I acknowledge the 37, CFR §1.56.	duty to disclose inform	nation which is mater	al to the patentability of	f this applic	ation in accordance with Titl
Prior Foreign Ap	plication(s)				
inventor's certifica	ite listed below and hav	e also identified belov	v any foreign application	f any foreig for patent o	n application(s) for patent or inventor's certificate having
a filing date before	that of the application	on which priority is cl	aimed:		riority Benefits Claimed?
(Appl. No.)	(Count	rry) (	Date Filed- Day/Month/Ye	аг)	_ Yes No _ Yes No
(Appl. No.)	(Count	ry) (	Date Filed- Day/Month/Ye	ar) –	_ 165 _ 110
I hereby claim the  (Application No.)	benefit under 35 U.S.C.	§119(e) of any Unite (Filing Date)	d States provisional appl	lication(s) lis	sted below:
(Application No.)		(Filing Date)			
Prior U.S. Applic	ation(s)				
the subject matter provided by the fir defined in Title 33	of each of the claims of the paragraph of Title 35	of this applications is 5, United States Code, ulations, § 1.56 which	not disclosed in the price § 112, I acknowledge the	or United St he duty to di	(s) listed below and, insofar a ates application in the manne isclose material information a f the prior application and th
10/288,347		11/4/2002	Pending		
(Application No.)		(Filing Date)	(Status - patente	d, pending,	abandoned)
(Application No.)		(Filing Date)	(Status - patente	d, pending,	abandoned)
Atty. Docket No. 1	NWISP052	Pa	ge 1 of 2		
•		•	-		

Send Correspondence To:

Customer Number: 022434

022434

Direct Telephone Calls To:

Joseph M. Villeneuve at telephone number (510) 843-6200

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Typewritten Full Name of Sole or First Inventor:	Eric Morton	Citizenship:	United States
Sole of First Inventor:	Eric Morton	Citizensinp.	
Inventor's signature:	25000	Date of Signatur	re: 1/13/05
Residence: (City)	Austin	(State/Country)	Texas/U.S.
Post Office Address:	12901 Majestic Oaks Drive, Austin, TX 78732	-	
Typewritten Full Name of Sole or Second Inventor:		Citizenship:	India
Inventor's signature:	rajesh	Date of Signatur	re: 1/13/05
	·	_	, , , , , , , , , , , , , , , , , , ,
Residence: (City)	Austin	(State/Country)	Texas/U.S.
Post Office Address:	5817 Miramonte Drive, Austin, TX 78759	<u></u>	٠,
			•
Typewritten Full Name of Sole or Third Inventor:	Adnan Khaleel	Citizenship:	India
	An au Pelle	Date of Signatur	re: 1/13/05 ·
Inventor's signature:	the aut of the	Date of Signatur	ie. <u> 7.0700</u>
Residence: (City)	Austin	(State/Country)	Texas/U.S.
Post Office Address:	10430 Morado Circle, Apt. #2111, Austin, TX		
Typewritten Full Name of		Citizenship:	United States
Sole or Fourth Inventor:	David B. Glasco	Citizensinp.	Office States
Inventor's signature:		Date of Signatur	re:
Residence: (City)	Austin	(State/Country)	Texas/U.S.
Post Office Address:	10337 Ember Glen Drive, Austin, TX 78726		

Atty. Docket No. NWISP052

Page 2 of 2

(Revised 03/00)



022434

P.O. BOX 778

#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS

P.O. Box 1450
Alexandria, Vinginia 22313-1450
www.usplo.gov

APPLICATION NUMBER FILING OR 371 (c) DATE FIRST NAMED APPLICANT ATTORNEY DOCKET NUMBER

10/966,161

**BEYER WEAVER & THOMAS LLP** 

BERKELEY, CA 94704-0778

10/15/2004

Eric Morton

NWISP052

**CONFIRMATION NO. 6289** 

FORMALITIES LETTER

\*OC000000014447731\*

Date Mailed: 11/24/2004

#### NOTICE TO FILE MISSING PARTS OF NONPROVISIONAL APPLICATION

FILED UNDER 37 CFR 1.53(b)

#### Filing Date Granted

#### **Items Required To Avoid Abandonment:**

An application number and filing date have been accorded to this application. The item(s) indicated below, however, are missing. Applicant is given **TWO MONTHS** from the date of this Notice within which to file all required items and pay any fees required below to avoid abandonment. Extensions of time may be obtained by filing a petition accompanied by the extension fee under the provisions of 37 CFR 1.136(a).

- The statutory basic filing fee is missing.
   Applicant must submit \$ 790 to complete the basic filing fee for a non-small entity. If appropriate, applicant may make a written assertion of entitlement to small entity status and pay the small entity filing fee (37 CFR 1.27).
- The oath or declaration is missing.

  A properly signed oath or declaration in compliance with 37 CFR 1.63, identifying the application by the above Application Number and Filing Date, is required.
- To avoid abandonment, a late filing fee or oath or declaration surcharge as set forth in 37 CFR 1.16(e) of \$130 for a non-small entity, must be submitted with the missing items identified in this letter.

The applicant needs to satisfy supplemental fees problems indicated below.

The required item(s) identified below must be timely submitted to avoid abandonment:

• Additional claim fees of \$90 as a non-small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due.

#### **SUMMARY OF FEES DUE:**

Total additional fee(s) required for this application is \$1010 for a Large Entity

- \$790 Statutory basic filing fee.
- \$130 Late oath or declaration Surcharge.

- Total additional claim fee(s) for this application is \$90
  - \$90 for 5 total claims over 20.

Replies should be mailed to: Mail Stop Missing Parts

Commissioner for Patents

P.O. Box 1450

Alexandria VA 22313-1450

A copy of this notice <u>MUST</u> be returned with the reply.

Customer Service Center

Initial Patent Examination Division (703) 308-1202

PART 3 - OFFICE COPY

Attorney Docket No.: NWISP052

First Named Inventor: Morton



CERTIFICATE OF EXPRESS MAILING
I hereby certify that this paper and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service on October 15, 2004 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number EV332820115US, addressed to the Commissioner for Patents, P.O. Box

Jeffrey Ng

22313-1450.

UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR. § 1.53(b))

(Continuation, Divisional or Continuation-in-part application)

Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

(Revised 04/03, Pat App Trans 53(b) ContDivCIP)

Sir: This is a request for filing a patent application under 37 CFR. § 1.53(b) in the name of inventors: Eric Morton, Rajesh Kota, Adnan Khaleel and David B. Glasco

#### REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS For: Assigned to: Newisys, Inc. Continuation-in-part Divisional Continuation This application is a of prior Application No.: 10/288,347, from which priority under 35 U.S.C. §120 is claimed. The specification has been amended to claim priority from the parent application, or such amendment is included in a separate sheet. **Application Elements:** 54 Pages of Specification, Claims and Abstract 25 Sheets of formal Drawings Declaration Newly executed Copy from a prior application (37 CFR 1.63(d) for a continuation or divisional). The entire disclosure of the prior application from which a copy of the declaration is herein supplied is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. Deletion of inventors Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

Page 1

Accompanying Application Parts:
Do not publish this application. Nonpublication Request is attached.
Assignment and Assignment Recordation Cover Sheet (recording fee of \$40.00 enclosed)
Power of Attorney
37 CFR 3.73(b) Statement by Assignee
Information Disclosure Statement with Form PTO-1449 Copies of IDS Citations
Preliminary Amendment (New claims numbered after highest original claim in prior
application.)
Return Receipt Postcard
Other:
Claim For Foreign Priority
Priority of Application No. filed on
Priority of Application No. filed on is claimed under 35 U.S.C. § 119.
The certified copy has been filed in prior application U.S. Application No.
The certified copy will follow.
Extension of Time for Prior Pending Application
A Petition for Extension of Time is being concurrently filed in the prior pending application. A copy of the Petition for Extension of Time is attached.
Fee Calculation (37 CFR § 1.16)
PLEASE DEFER THE PAYMENT OF THE FILING FEES AT THIS TIME.
PLEASE DEFER THE TYTING.
General Authorization for Petition for Extension of Time (37 CFR §1.136)
No. 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
The Commissioner is also authorized to charge any extension and
needed for any subsequent fiftigs. The Commissioner to an end of the State of the S
Please send correspondence to the following address:
Customer Number 022434
Customer Number 022434
Date: October 15, 2004
Date: October 15, 2004  Joseph M. Villeneuve
Registration No. 37,460
(Revised 04/03 Pat App Trans 53(b) ContDivCIP) Page 2

Attorney Docket No.: NWISP052

First Named Inventor: Morton

CERTIFICATE OF EXPRESS MAILING
I hereby certify that this paper and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service on October 15, 2004 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number EV332820115US, addressed to the Commissioner for Patents, P.O. Box 1450, Alexandrid, VA 22713-1450.

Jeffrey Ng

UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR. § 1.53(b))

(Continuation, Divisional or Continuation-in-part application)

Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

(Revised 04/03, Pat App Trans 53(b) ContDivCIP)

Sir: This is a request for filing a patent application under 37 CFR. § 1.53(b) in the name of inventors: Eric Morton, Rajesh Kota, Adnan Khaleel and David B. Glasco

For:	REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS
Assign	ned to: Newisys, Inc.  This application is a Continuation Divisional Continuation-in-part
of pric	or Application No.: 10/288,347, from which priority under 35 U.S.C. §120 is claimed.
ameno	The specification has been amended to claim priority from the parent application, or such lment is included in a separate sheet.
	Application Elements:
	54 Pages of Specification, Claims and Abstract  25 Sheets of formal Drawings  Declaration  Newly executed  Copy from a prior application (37 CFR 1.63(d) for a continuation or divisional)  The entire disclosure of the prior application from which a copy of the declaration is herein supplied is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.  Deletion of inventors Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

Page 1

Accom	panying Application Parts:	
	Do not publish this application.	Nonpublication Request is attached.
•	Assignment and Assignment Rec	ordation Cover Sheet (recording fee of \$40.00 enclosed)
	Power of Attorney	
	37 CFR 3.73(b) Statement by As	signee
	Information Disclosure Statemer	t with Form PTO-1449 Copies of IDS Citations
	Preliminary Amendment (New Co	laims numbered after highest original claim in prior
applica		
	Return Receipt Postcard	
	Other:	
Claim	For Foreign Priority	
$\Box$	Priority of Application No.	filed on
لــا	is claimed under 35 U.S.C. § 1	19.
	The certified copy has been	en filed in prior application U.S. Application No.
	The certified copy will fo	
Exten	sion of Time for Prior Pending Applica	<u>tion</u>
	A. D. Citizan for Extension of Time is b	eing concurrently filed in the prior pending
	application. A copy of the Petition for	or Extension of Time is attached.
	Fee Calculation (37 CFR § 1.16)	
$\nabla$	DI EASE DEED THE PAVA	<u> 1ENT OF THE FILING FEES AT THIS TIME</u> .
	PLEASE DEFER THE TATE	
Gene	ral Authorization for Petition for Exten	sion of Time (37 CFR §1.136)
Gene	in rumonaments	authorize any Petitions for Extensions of Time as may be
$\boxtimes$	1. The Con	missioner is also authorized to charge any extension zero
neede	FR 81 17 as may be needed to Deposit	Account No. 500388 (Order No. NWISP052).
310		
$\boxtimes$	Please send correspondence to the foll	owing address:
	Cu	stomer Number 022434
	15 2004	Joseph M. Villeneuve
Date	:: October 15, 2004	Joseph M. Villeneuve
		Registration No. 37,460
(Revi	sed 04/03, Pat App Trans 53(b) ContDivCIP)	Page 2

Attorney Docket No.: NWISP052

First Named Inventor: Morton



CERTIFICATE OF EXPRESS MAILING
I hereby certify that this paper and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service on October 15, 2004 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number EV332820115US, addressed to the Commissioner for Patents, P.O. Box 1450, Alexandrid, VA 22713-1450.

Jeffrey Ng

UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR. § 1.53(b))

(Continuation, Divisional or Continuation-in-part application)

Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

(Revised 04/03, Pat App Trans 53(b) ContDivCIP)

Sir: This is a request for filing a patent application under 37 CFR. § 1.53(b) in the name of inventors: Eric Morton, Rajesh Kota, Adnan Khaleel and David B. Glasco

For:	REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS
Assigr	ned to: Newisys, Inc.  This application is a Continuation Divisional Continuation-in-part
of pric	or Application No.: 10/288,347, from which priority under 35 U.S.C. §120 is claimed.
ameno	The specification has been amended to claim priority from the parent application, or such lment is included in a separate sheet.
	Application Elements:
	54 Pages of Specification, Claims and Abstract  25 Sheets of formal Drawings  Declaration  Newly executed  Copy from a prior application (37 CFR 1.63(d) for a continuation or divisional).  The entire disclosure of the prior application from which a copy of the declaration is herein supplied is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.  Deletion of inventors Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

Page 1

Accom	panying Application Parts:	
	Do not publish this application.	Nonpublication Request is attached.
•	Assignment and Assignment Rec	ordation Cover Sheet (recording fee of \$40.00 enclosed)
	Power of Attorney	
	37 CFR 3.73(b) Statement by As	signee
	Information Disclosure Statemer	t with Form PTO-1449 Copies of IDS Citations
	Preliminary Amendment (New Co	laims numbered after highest original claim in prior
applica		
	Return Receipt Postcard	
	Other:	
Claim	For Foreign Priority	
$\Box$	Priority of Application No.	filed on
لــا	is claimed under 35 U.S.C. § 1	19.
	The certified copy has been	en filed in prior application U.S. Application No.
	The certified copy will fo	
Exten	sion of Time for Prior Pending Applica	<u>tion</u>
	A. D. Citizan for Extension of Time is b	eing concurrently filed in the prior pending
	application. A copy of the Petition for	or Extension of Time is attached.
	Fee Calculation (37 CFR § 1.16)	
$\nabla$	DI EASE DEED THE PAVA	<u> 1ENT OF THE FILING FEES AT THIS TIME</u> .
	PLEASE DEFER THE TATE	
Gene	ral Authorization for Petition for Exten	sion of Time (37 CFR §1.136)
Gene	in rumonaments	authorize any Petitions for Extensions of Time as may be
$\boxtimes$	1. The Con	missioner is also authorized to charge any extension zero
neede	FR 81 17 as may be needed to Deposit	Account No. 500388 (Order No. NWISP052).
310		
$\boxtimes$	Please send correspondence to the foll	owing address:
	Cu	stomer Number 022434
	15 2004	Joseph M. Villeneuve
Date	:: October 15, 2004	Joseph M. Villeneuve
		Registration No. 37,460
(Revi	sed 04/03, Pat App Trans 53(b) ContDivCIP)	Page 2

#### PATENT APPLICATION

#### REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

Inventors:

Eric Morton of

Austin, Texas

United States citizen

Rajesh Kota of Austin, Texas Citizen of India

Adnan Khaleel of Austin, Texas Citizen of India

David B. Glasco of Austin, Texas

United States citizen

Assignee:

Newisys, Inc.

A Delaware corporation

BEYER WEAVER & THOMAS, LLP P.O. Box 778 Berkeley, California 94704-0778 (510) 843-6200

#### REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

5

10

15.

#### CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation-in-part of and claims priority under 35 U.S.C. 120 to U.S. Patent Application No. 10/288,347 for METHODS AND APPARATUS FOR MANAGING PROBE REQUESTS filed on November 4, 2002 (Attorney Docket No. NWISP024), the entire disclosure of which is incorporated herein by reference for all purposes. The subject matter described in the present application is also related to U.S. Patent Application No. 10/288,399 for METHODS AND APPARATUS FOR MANAGING PROBE REQUESTS filed on November 4, 2002 (Attorney Docket No. NWISP025), the entire disclosure of which is incorporated herein by reference for all purposes.

#### BACKGROUND OF THE INVENTION

20

The present invention generally relates to accessing data in a multiple processor system. More specifically, the present invention provides techniques for reducing memory transaction traffic in a multiple processor system.

25

30

35

Data access in multiple processor systems can raise issues relating to cache coherency. Conventional multiple processor computer systems have processors coupled to a system memory through a shared bus. In order to optimize access to data in the system memory, individual processors are typically designed to work with cache memory. In one example, each processor has a cache that is loaded with data that the processor frequently accesses. The cache is read or written by a processor. However, cache coherency problems arise because multiple copies of the same data can co-exist in systems having multiple processors and multiple cache memories. For example, a frequently accessed data block corresponding to a memory line may be loaded into the cache of two different processors. In one example, if both processors attempt to write new values into the data block at the same time, different data values may result. One value may be written into the first cache while a different value is written into the

1

second cache. A system might then be unable to determine what value to write through to system memory.

A variety of cache coherency mechanisms have been developed to address such problems in multiprocessor systems. One solution is to simply force all processor writes to go through to memory immediately and bypass the associated cache. The write requests can then be serialized before overwriting a system memory line. However, bypassing the cache significantly decreases efficiency gained by using a cache. Other cache coherency mechanisms have been developed for specific architectures. In a shared bus architecture, each processor checks or snoops on the bus to determine whether it can read or write a shared cache block. In one example, a processor only writes an object when it owns or has exclusive access to the object. Each corresponding cache object is then updated to allow processors access to the most recent version of the object.

Bus arbitration is used when both processors attempt to write the same shared data block in the same clock cycle. Bus arbitration logic decides which processor gets the bus first. Although, cache coherency mechanisms such as bus arbitration are effective, using a shared bus limits the number of processors that can be implemented in a single system with a single memory space.

Other multiprocessor schemes involve individual processor, cache, and memory systems connected to other processors, cache, and memory systems using a network backbone such as Ethernet or Token Ring. Multiprocessor schemes involving separate computer systems each with its own address space can avoid many cache coherency problems because each processor has its own associated memory and cache. When one processor wishes to access data on a remote computing system, communication is explicit. Messages are sent to move data to another processor and messages are received to accept data from another processor using standard network protocols such as TCP/IP. Multiprocessor systems using explicit communication including transactions such as sends and receives are referred to as systems using multiple private memories. By contrast, multiprocessor system using implicit communication including

transactions such as loads and stores are referred to herein as using a single address space.

Multiprocessor schemes using separate computer systems allow more processors to be interconnected while minimizing cache coherency problems. However, it would take substantially more time to access data held by a remote processor using a network infrastructure than it would take to access data held by a processor coupled to a system bus. Furthermore, valuable network bandwidth would be consumed moving data to the proper processors. This can negatively impact both processor and network performance.

Performance limitations have led to the development of a point-to-point architecture for connecting processors in a system with a single memory space. In one example, individual processors can be directly connected to each other through a plurality of point-to-point links to form a cluster of processors. Separate clusters of processors can also be connected. The point-to-point links significantly increase the bandwidth for coprocessing and multiprocessing functions. However, using a point-to-point architecture to connect multiple processors in a multiple cluster system sharing a single memory space presents its own problems.

20

10

15

Consequently, it is desirable to provide techniques for improving data access and cache coherency in systems having multiple processors connected using point-to-point links.

#### SUMMARY OF THE INVENTION

According to the present invention, various techniques are provided for reducing traffic relating to memory transactions in multi-processor systems. According to various specific embodiments, a computer system having a plurality of processing nodes interconnected by a first point-to-point architecture is provided. Each processing node has a cache memory associated therewith. A probe filtering unit is operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information. The probe filtering information is representative of states associated with selected ones of the cache memories.

According to other embodiments, methods and apparatus are provided for reducing probe traffic in a computer system comprising a plurality of processing nodes interconnected by a first point-to-point architecture. A probe corresponding to a memory line is transmitted from a first one of the processing nodes only to a probe filtering unit. The probe is evaluated with the probe filtering unit to determine whether a valid copy of the memory line is in any of the cache memories. The evaluation is done with reference to probe filtering information associated with the probe filtering unit and representative of states associated with selected ones of the cache memories. The probe is transmitted from the probe filtering unit only to selected ones of the processing nodes identified by the evaluating. Probe responses from the selected processing nodes are accumulated by the probe filtering unit. Only the probe filtering unit responds to the first processing node.

25

5

10

15

20

A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention may best be understood by reference to the following description taken in conjunction with the accompanying drawings, which are illustrative of specific embodiments of the present invention.

5

10

15

- Figure 1A and 1B are diagrammatic representation depicting a system having multiple clusters.
- Figure 2 is a diagrammatic representation of a cluster having a plurality of processors.

Figure 3 is a diagrammatic representation of a cache coherence controller.

- Figure 4 is a diagrammatic representation showing a transaction flow for a data access request from a processor in a single cluster.
- Figure 5A-5D are diagrammatic representations showing cache coherence controller functionality.
- Figure 6 is a diagrammatic representation depicting a transaction flow for a request with multiple probe responses.
  - Figure 7 is a diagrammatic representation showing a cache coherence directory.
- Figure 8 is a diagrammatic representation showing probe filter information that can be used to reduce the number of probes transmitted to various clusters.

20

25

30

- Figure 9 is a diagrammatic representation showing a transaction flow for probing of a home cluster without probing of other clusters.
- Figure 10 is a diagrammatic representation showing a transaction flow for probing of a single remote cluster.
- Figure 11 is a flow process diagram showing the handling of a request with probe filter information.
- Figure 12 is a diagrammatic representation showing memory controller filter information.
- Figure 13 is a diagrammatic representation showing a transaction flow for probing a single remote cluster without probing a home cluster.
- Figure 14 is a flow process diagram showing the handling of a request at a home cluster cache coherence controller using memory controller filter information.
- Figure 15 is a diagrammatic representation showing a transaction flow for a cache coherence directory eviction of an entry corresponding to a dirty memory line.

Figure 16 is a diagrammatic representation showing a transaction flow for a cache coherence directory eviction of an entry corresponding to a clean memory line.

Figure 17 is a diagrammatic representation of a cache coherence controller according to a specific embodiment of the invention.

Figure 18 is a diagrammatic representation of a cluster having a plurality of processing nodes and a probe filtering unit.

Figure 19 is an exemplary representation of a processing node.

5

10

Figure 20 is a flowchart illustrating local probe filtering according to a specific embodiment of the invention.

Figure 21 is a diagrammatic representation of a transaction flow in which local probe filtering is facilitated according to a specific embodiment of the invention.

Figure 22 is a diagrammatic representation of another transaction flow in which local probe filtering is facilitated according to a specific embodiment of the invention.

### DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Reference will now be made in detail to some specific embodiments of the invention including the best modes contemplated by the inventors for carrying out the invention. Examples of these specific embodiments are illustrated in the accompanying While the invention is described in conjunction with these specific drawings. embodiments, it will be understood that it is not intended to limit the invention to the On the contrary, it is intended to cover alternatives, described embodiments. modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. Multi-processor architectures having point-to-point communication among their processors are suitable for implementing specific embodiments of the present invention. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. The present invention may be practiced without some or all of these specific details. Well-known process operations have not been described in detail in order not to unnecessarily obscure the present invention. Furthermore, the present application's reference to a particular singular entity includes that possibility that the methods and apparatus of the present invention can be implemented using more than one entity, unless the context clearly dictates otherwise.

20

25

30

15

5

10

According to various embodiments, techniques are provided for increasing data access efficiency in a multiple processor system. In a point-to-point architecture, a cluster of processors includes multiple processors directly connected to each other through point-to-point links. By using point-to-point links instead of a conventional shared bus or external network, multiple processors are used efficiently in a system sharing the same memory space. Processing and network efficiency are also improved by avoiding many of the bandwidth and latency limitations of conventional bus and external network based multiprocessor architectures. According to various embodiments, however, linearly increasing the number of processors in a point-to-point architecture leads to an exponential increase in the number of links used to connect the multiple processors. In order to reduce the number of links used and to further modularize a multiprocessor system using a point-to-point architecture, multiple clusters may be used.

According to some embodiments, multiple processor clusters are interconnected using a point-to-point architecture. Each cluster of processors includes a cache coherence controller used to handle communications between clusters. In one embodiment, the point-to-point architecture used to connect processors are used to connect clusters as well.

By using a cache coherence controller, multiple cluster systems can be built using processors that may not necessarily support multiple clusters. Such a multiple cluster system can be built by using a cache coherence controller to represent non-local nodes in local transactions so that local nodes do not need to be aware of the existence of nodes outside of the local cluster. More detail on the cache coherence controller will be provided below.

In a single cluster system, cache coherency can be maintained by sending all data access requests through a serialization point. Any mechanism for ordering data access requests (also referred to herein as requests and memory requests) is referred to herein as a serialization point. One example of a serialization point is a memory controller. Various processors in the single cluster system send data access requests to one or more memory controllers. In one example, each memory controller is configured to serialize or lock the data access requests so that only one data access request for a given memory line is allowed at any particular time. If another processor attempts to access the same memory line, the data access attempt is blocked until the memory line is unlocked. The memory controller allows cache coherency to be maintained in a multiple processor, single cluster system.

A serialization point can also be used in a multiple processor, multiple cluster system where the processors in the various clusters share a single address space. By using a single address space, internal point-to-point links can be used to significantly improve intercluster communication over traditional external network based multiple cluster systems. Various processors in various clusters send data access requests to a memory controller associated with a particular cluster such as a home cluster. The memory controller can similarly serialize all data requests from the different clusters.

However, a serialization point in a multiple processor, multiple cluster system may not be as efficient as a serialization point in a multiple processor, single cluster system. That is, delay resulting from factors such as latency from transmitting between clusters can adversely affect the response times for various data access requests. It should be noted that delay also results from the use of probes in a multiple processor environment.

Although delay in intercluster transactions in an architecture using a shared memory space is significantly less than the delay in conventional message passing environments using external networks such as Ethernet or Token Ring, even minimal delay is a significant factor. In some applications, there may be millions of data access requests from a processor in a fraction of a second. Any delay can adversely impact processor performance.

According to various embodiments, probe management is used to increase the efficiency of accessing data in a multiple processor, multiple cluster system. A mechanism for eliciting a response from a node to maintain cache coherency in a system is referred to herein as a probe. In one example, a mechanism for snooping a cache is referred to as a probe. A response to a probe can be directed to the source or target of the initiating request. Any mechanism for filtering or reducing the number of probes and requests transmitted to various nodes is referred to herein as managing probes. In one example, managing probes entails characterizing a request to determine if a probe can be transmitted to a reduced number of entities.

In typical implementations, requests are sent to a memory controller that broadcasts probes to various nodes in a system. In such a system, no knowledge of the cache line state needs to be maintained by the memory controller. All nodes in the system are probed and the request cluster receives a response from each node. In a system with a coherence directory, state information associated with various memory lines can be used to reduce the number of transactions. Any mechanism for maintaining state information associated with various memory lines is referred to herein as a coherence directory. According to some embodiments, a coherence directory includes information for memory lines in a local cluster that are cached in a

remote cluster. According to others, such a directory includes information for locally cached lines. According to various embodiments, a coherence directory is used to reduce the number of probes to remote quads by inferring the state of local caches. According to some embodiments, such a directory mechanism is used in a single cluster system or within a cluster in a multi-cluster system to reduce the number of probes within a cluster.

Figure 1A is a diagrammatic representation of one example of a multiple cluster, multiple processor system that can use the techniques of the present invention. Each processing cluster 101, 103, 105, and 107 can include a plurality of processors. The processing clusters 101, 103, 105, and 107 are connected to each other through point-to-point links 111a-f. In one embodiment, the multiple processors in the multiple cluster architecture shown in Figure 1A share the same memory space. In this example, the point-to-point links 111a-f are internal system connections that are used in place of a traditional front-side bus to connect the multiple processors in the multiple clusters 101, 103, 105, and 107. The point-to-point links may support any point-to-point protocol.

Figure 1B is a diagrammatic representation of another example of a multiple cluster, multiple processor system that can use the techniques of the present invention. Each processing cluster 121, 123, 125, and 127 can be coupled to a switch 131 through point-to-point links 141a-d. It should be noted that using a switch and point-to-point links allows implementation with fewer point-to-point links when connecting multiple clusters in the system. A switch 131 can include a processor with a coherence protocol interface. According to various implementations, a multicluster system shown in Figure 1A is expanded using a switch 131 as shown in Figure 1B.

Figure 2 is a diagrammatic representation of a multiple processor cluster, such as the cluster 101 shown in Figure 1A. Cluster 200 includes processors 202a-202d, one or more Basic I/O systems (BIOS) 204, a memory subsystem comprising memory banks 206a-206d, point-to-point communication links 208a-208e, and a service processor 212. The point-to-point communication links are configured to allow interconnections between processors 202a-202d, I/O switch 210, and cache coherence

controller 230. The service processor 212 is configured to allow communications with processors 202a-202d, I/O switch 210, and cache coherence controller 230 via a JTAG interface represented in Figure 2 by links 214a-214f. It should be noted that other interfaces are supported. It should also be noted that in some implementations, a service processor is not included in multiple processor clusters. I/O switch 210 connects the rest of the system to I/O adapters 216 and 220. It should further be noted that the terms node and processor are often used interchangeably herein. However, it should be understood that according to various implementations, a node (e.g., processors 202a-202d) may comprise multiple sub-units, e.g., CPUs, memory controllers, I/O bridges, etc.

According to specific embodiments, the service processor of the present invention has the intelligence to partition system resources according to a previously specified partitioning schema. The partitioning can be achieved through direct manipulation of routing tables associated with the system processors by the service processor which is made possible by the point-to-point communication infrastructure. The routing tables are used to control and isolate various system resources, the connections between which are defined therein.

The processors 202a-d are also coupled to a cache coherence controller 230 through point-to-point links 232a-d. Any mechanism or apparatus that can be used to provide communication between multiple processor clusters while maintaining cache coherence is referred to herein as a cache coherence controller. The cache coherence controller 230 can be coupled to cache coherence controllers associated with other multiprocessor clusters. It should be noted that there can be more than one cache coherence controller in one cluster. The cache coherence controller 230 communicates with both processors 202a-d as well as remote clusters using a point-to-point protocol.

More generally, it should be understood that the specific architecture shown in Figure 2 is merely exemplary and that embodiments of the present invention are contemplated having different configurations and resource interconnections, and a variety of alternatives for each of the system resources shown. However, for purpose of illustration, specific details of server 200 will be assumed. For example, most of the

resources shown in Figure 2 are assumed to reside on a single electronic assembly. In addition, memory banks 206a-206d may comprise double data rate (DDR) memory which is physically provided as dual in-line memory modules (DIMMs). I/O adapter 216 may be, for example, an ultra direct memory access (UDMA) controller or a small computer system interface (SCSI) controller which provides access to a permanent storage device. I/O adapter 220 may be an Ethernet card adapted to provide communications with a network such as, for example, a local area network (LAN) or the Internet.

According to a specific embodiment and as shown in Figure 2, both of I/O adapters 216 and 220 provide symmetric I/O access. That is, each provides access to equivalent sets of I/O. As will be understood, such a configuration would facilitate a partitioning scheme in which multiple partitions have access to the same types of I/O. However, it should also be understood that embodiments are envisioned in which partitions without I/O are created. For example, a partition including one or more processors and associated memory resources, i.e., a memory complex, could be created for the purpose of testing the memory complex.

According to one embodiment, service processor 212 is a Motorola MPC855T microprocessor which includes integrated chipset functions. The cache coherence controller 230 is an Application Specific Integrated Circuit (ASIC) supporting the local point-to-point coherence protocol. The cache coherence controller 230 can also be configured to handle a non-coherent protocol to allow communication with I/O devices. In one embodiment, the cache coherence controller 230 is a specially configured programmable chip such as a programmable logic device or a field programmable gate array.

Figure 3 is a diagrammatic representation of one example of a cache coherence controller 230. According to various embodiments, the cache coherence controller includes a protocol engine 305 configured to handle packets such as probes and requests received from processors in various clusters of a multiprocessor system. The functionality of the protocol engine 305 can be partitioned across several engines to improve performance. In one example, partitioning is done based on packet type

(request, probe and response), direction (incoming and outgoing), or transaction flow (request flows, probe flows, etc).

The protocol engine 305 has access to a pending buffer 309 that allows the cache coherence controller to track transactions such as recent requests and probes and associate the transactions with specific processors. Transaction information maintained in the pending buffer 309 can include transaction destination nodes, the addresses of requests for subsequent collision detection and protocol optimizations, response information, tags, and state information.

The cache coherence controller has an interface such as a coherent protocol interface 307 that allows the cache coherence controller to communicate with other processors in the cluster as well as external processor clusters. The cache coherence controller can also include other interfaces such as a non-coherent protocol interface 311 for communicating with I/O devices. According to various embodiments, each interface 307 and 311 is implemented either as a full crossbar or as separate receive and transmit units using components such as multiplexers and buffers. It should be noted, however, that the cache coherence controller 230 does not necessarily need to provide both coherent and non-coherent interfaces. It should also be noted that a cache coherence controller in one cluster can communicate with a cache coherence controller in another cluster.

Figure 4 is a diagrammatic representation showing the transactions for a cache request from a processor in a system having a single cluster without using a cache coherence controller or other probe management mechanism. A processor 401-1 sends an access request such as a read memory line request to a memory controller 403-1. The memory controller 403-1 may be associated with this processor, another processor in the single cluster or may be a separate component such as an ASIC or specially configured Programmable Logic Device (PLD). To preserve cache coherence, only one processor is typically allowed to access a memory line corresponding to a shared address space at anyone given time. To prevent other processors from attempting to access the same memory line, the memory line can be locked by the memory controller 403-1. All other requests to the same memory line are blocked or queued. Access by

another processor is typically only allowed when the memory controller 403-1 unlocks the memory line.

The memory controller 403-1 then sends probes to the local cache memories 405, 407, and 409 to determine cache states. The local cache memories 405, 407, and 409 then in turn send probe responses to the same processor 401-2. The memory controller 403-1 also sends an access response such as a read response to the same processor 401-3. The processor 401-3 can then send a done response to the memory controller 403-2 to allow the memory controller 403-2 to unlock the memory line for subsequent requests. It should be noted that CPU 401-1, CPU 401-2, and CPU 401-3 refer to the same processor.

5

10

15

20

25

30

Figures 5A-5D are diagrammatic representations depicting cache coherence controller operation. The use of a cache coherence controller in multiprocessor clusters allows the creation of a multiprocessor, multicluster coherent domain without affecting the functionality of local nodes in each cluster. In some instances, processors may only support a protocol that allows for a limited number of processors in a single cluster without allowing for multiple clusters. The cache coherence controller can be used to allow multiple clusters by making local processors believe that the non-local nodes are merely a one or more local nodes embodied in the cache coherence controller. In one example, the processors in a cluster do not need to be aware of processors in other clusters. Instead, the processors in the cluster communicate with the cache coherence controller as though the cache coherence controller were representing all non-local nodes. In addition, although generally a node may correspond to one or a plurality of resources (including, for example, a processor), it should be noted that the terms node and processor are often used interchangeably herein. According to a particular implementation, a node comprises multiple sub-units, e.g., CPUs, memory controllers, I/O bridges, etc.

It should be noted that nodes in a remote cluster will be referred to herein as non-local nodes or as remote nodes. However, non-local nodes refer to nodes not in a request cluster generally and includes nodes in both a remote cluster and nodes in a home cluster. A cluster from which a data access or cache access request originates is

referred to herein as a request cluster. A cluster containing a serialization point is referred to herein as a home cluster. Other clusters are referred to as remote clusters. The home cluster and the remote cluster are also referred to herein as non-local clusters.

Figure 5A shows the cache coherence controller acting as an aggregate remote cache. When a processor 501-1 generates a data access request to a local memory controller 503-1, the cache coherence controller 509 accepts the probe from the local memory controller 503-1 and forwards it to non-local node portion 511. It should be noted that a coherence protocol can contain several types of messages. In one example, a coherence protocol includes four types of messages; data or cache access requests, probes, responses or probe responses, and data packets. Data or cache access requests usually target the home node memory controller. Probes are used to query each cache in the system. The probe packet can carry information that allows the caches to properly transition the cache state for a specified line. Responses are used to carry probe response information and to allow nodes to inform other nodes of the state of a given transaction. Data packets carry request data for both write requests and read responses.

According to various embodiments, the memory address resides at the local memory controller. As noted above, nodes including processors and cache coherence controllers outside of a local cluster are referred to herein as non-local nodes. The cache coherence controller 509 then accumulates the response from the non-local nodes and sends a single response in the same manner that local nodes associated with cache blocks 505 and 507 send a single response to processor 501-2. Local processors may expect a single probe response for every local node probed. The use of a cache coherence controller allows the local processors to operate without concern as to whether non-local nodes exist.

It should also be noted that components such as processor 501-1 and processor 501-2 refer herein to the same component at different points in time during a transaction sequence. For example, processor 501-1 can initiate a data access request

and the same processor 501-2 can later receive probe responses resulting from the request.

Figure 5B shows the cache coherence controller acting as a probing agent pair. When the cache coherence controller 521-1 receives a probe from non-local nodes 531, the cache coherence controller 521-1 accepts the probe and forwards the probe to local nodes associated with cache blocks 523, 525, and 527. The cache coherence controller 521-2 then forwards a final response to the non-local node portion 531. In this example, the cache coherence controller is both the source and the destination of the probes. The local nodes associated with cache blocks 523, 525, and 527 behave as if the cache coherence controller were a local processor with a local memory request.

Figure 5C shows the cache coherence controller acting as a remote memory. When a local processor 541-1 generates an access request that targets remote memory, the cache coherence controller 543-1 forwards the request to the non-local nodes 553. When the remote request specifies local probing, the cache coherence controller 543-1 generates probes to local nodes and the probed nodes provide responses to the processor 541-2. Once the cache coherence controller 543-1 has received data from the non-local node portion 553, it forwards a read response to the processor 541-3. The cache coherence controller also forwards the final response to the remote memory controller associated with non-local nodes 553.

Figure 5D shows the cache coherence controller acting as a remote processor. When the cache coherence controller 561-1 at a first cluster receives a request from a processor in a second cluster, the cache coherence controller acts as a first cluster processor on behalf of the second cluster processor. The cache coherence controller 561-1 accepts the request from portion 575 and forwards it to a memory controller 563-1. The cache coherence controller 561-2 then accumulates all probe responses as well as the data fetched and forwards the final response to the memory controller 563-2 as well as to non-local nodes 575.

By allowing the cache coherence controller to act as an aggregate remote cache, probing agent pair, remote memory, and remote processor, multiple cluster systems can

be built using processors that may not necessarily support multiple clusters. The cache coherence controller can be used to represent non-local nodes in local transactions so that local nodes do not need to be aware of the existence of nodes outside of the local cluster.

Figure 6 is a diagrammatic representation depicting the transactions for a data request from a local processor sent to a non-local cluster using a cache coherence controller. The multicluster system includes a request cluster 600, a home cluster 620, and a remote cluster 640. As noted above, the home cluster 620 and the remote cluster 640 as well as any other clusters excluding the request cluster 600 are referred to herein as non-local clusters. Processors and cache coherence controllers associated with local and non-local clusters are similarly referred to herein as local processors, local cache coherence controllers, non-local processors, and non-local cache coherence controllers, respectively.

According to various embodiments, processor 601-1 in a local cluster 600 sends a data access request such as a read request to a cache coherence controller 603-1. The cache coherence controller 603-1 tracks the transaction in the pending buffer of Figure 3 and forwards the request to a cache coherence controller 621-1 in a home cluster 620. The cache coherence controller 621-1 at the home cluster 620 receives the access request and tracks the request in its pending buffer. In one example, information associated with the requests are stored in the pending buffer. The cache coherence controller 621-1 forwards the access request to a memory controller 623-1 also associated with the home cluster 620. At this point, the memory controller 623-1 locks the memory line associated with the request. In one example, the memory line is a unique address in the memory space shared by the multiple processors in the request cluster 600, home cluster 620, and the remote cluster 640. The memory controller 623-1 generates a probe associated with the data access request and forwards the probe to local nodes associated with cache blocks 625 and 627 as well as to cache coherence controller 621-2.

It should be noted that although messages associated with requests, probes, responses, and data are described as forwarded from one node to another, the messages

themselves may contain variations. In one example, alterations are made to the messages to allow the multiple cluster architecture to be transparent to various local nodes. It should be noted that write requests can be handled as well. In write requests, the targeted memory controller gathers responses and sends the responses to the processor when gathering is complete.

The cache coherence controller 641-1 associated with the remote cluster 640 receives a probe from cache coherence controller 621-2 and probes local nodes associated with cache blocks 645, 647, and 649. Similarly, the cache coherence controller 603-2 associated with the request cluster 600 receives a probe and forwards the probe to local nodes associated with cache blocks 605, 607, and 609 to probe the cache blocks in the request cluster 600. Processor 601-2 receives probe responses from the local nodes associated with cache blocks 605, 607, and 609.

According to various embodiments, cache coherence controller 621-3 accumulates probe responses and sends the probe responses to cache coherence controller 603-3, which in turn forwards the probe responses to the processor 601-3. Cache coherence controller 621-4 also sends a read response to cache coherence controller 603-4, which forwards the read response to processor 601-4. While probes and probe responses carry information for maintaining cache coherency in the system, read responses can carry actual fetched data. After receiving the fetched data, processor 601-4 may send a source done response to cache coherence controller 603-5. According to various embodiments, the transaction is now complete at the requesting cluster 600. Cache coherence controller 603-5 forwards the source done message to cache coherence controller 621-5. Cache coherence controller 621-5 in turn sends a source done message to memory controller 623-2. Upon receiving the source done message, the memory controller 623-2 can unlock the memory line and the transaction at the home cluster 620 is now complete. Another processor can now access the unlocked memory line.

It should be noted that because the cache coherence controller 621-3 waits for remote cluster probe responses before sending a probe response to cache coherence controller 603-3, delay is introduced into the system. According to various

embodiments, probe responses are gathered at cache coherence controller 603-3. By having remote clusters send probe responses through a home cluster, both home cluster probe responses and remote cluster probe responses can be delayed at the home cache coherence controller. In one example, remote cluster probe responses have to travel an additional hop in order to reach a request cluster. The latency for transmission of a probe response between a remote cluster and a request cluster may be substantially less than the latency for transmission of a probe response between a remote cluster and a request cluster through a home cluster. Home cluster probe responses are also delayed as a result of this added hop.

As will be appreciated by one of skill in the art, the specific transaction sequences involving requests, probes, and response messages can vary depending on the specific implementation. In one example, a cache coherence controller 621-3 may wait to receive a read response message from a memory controller 623-1 before transmitting both a probe response message and a read response message to a cache coherence controller 603-3. In other examples, a cache coherence controller may be the actual processor generating the request. Some processors may operate as both a processor and as a cache coherence controller. Furthermore, various data access request messages, probes, and responses associated with reads and writes are contemplated. As noted above, any message for snooping a cache can be referred to as a probe. Similarly, any message for indicating to the memory controller that a memory line should be unlocked can be referred to as a source done message.

It should be noted that the transactions shown in Figure 6 show examples of cache coherence controllers performing many different functions, including functions of remote processors, aggregate local caches, probing agent pairs, and remote memory as described with reference to Figures 5A-5D.

The cache coherence controller 621-1 at the home cluster 620 is acting as a remote processor. When the cache coherence controller receives a request from a request cluster processor, the cache coherence controller is directed to act as the requesting processor on behalf of the request cluster processor. In this case, the cache coherence controller 621-1 accepts a forwarded request from processor 601-1 and sends

it to the memory controller 623-1, accumulates responses from all local nodes and the memory controller 623-1, and forwards the accumulated responses and data back to the requesting processor 601-3. The cache coherence controller 621-5 also forwards a source done to the local memory controller 623-2.

The cache coherence controller 603-1 at the request cluster 600 is acting as a remote memory. As remote memory, the cache coherence controller is designed to forward a request from a processor to a proper remote cluster and ensure that local nodes are probed. In this case, the cache coherence controller 603-1 forwards a probe to cache coherence controller 621-1 at a home cluster 620. Cache coherence controller 603-2 also probes local nodes 605, 607, and 609.

The cache coherence controller 641-1 at the request cluster 640 is acting as a probing agent pair. As noted above, when a cache coherence controller acting as a probing agent pair receives a probe from a remote cluster, the cache coherence controller accepts the probe and forwards it to all local nodes. The cache coherence controller accumulates the responses and sends a final response back to the request cluster. Here, the cache coherence controller 641-1 sends a probe to local nodes associated with cache blocks 645, 647, and 649, gathers probe responses and sends the probe responses to cache coherence controller 621-3 at home cluster 620. Similarly, cache coherence controller 603-2 also acts as a probing agent pair at a request cluster 600. The cache coherence controller 603-2 forwards probes to local nodes including local nodes associated with cache blocks 605, 607, and 609.

The cache coherence controller 621-2 and 621-3 is also acting as an aggregate remote cache. The cache coherence controller 621-2 is responsible for accepting the probe from the memory controller 623-1 and forwarding the probe to the other processor clusters 600 and 640. More specifically, the cache coherence controller 621-2 forwards the probe to cache coherence controller 603-2 corresponding to request cluster 600 and to cache coherence controller 641-1 corresponding to remote cluster 640. As noted above, using a multiple cluster architecture may introduce delay as well as other undesirable elements such as increased traffic and processing overhead.

Probes are transmitted to all clusters in the multiple cluster system even though not all clusters need to be probed. For example, if a memory line associated with a request is invalid or absent from cache, it may not be necessary to probe all of the caches associated with the various clusters. In a system without a coherence directory, it is typically necessary to snoop all clusters. However, by using a coherence directory, the number of transactions in the system can be reduced by probing only a subset of the clusters (or nodes) in a system in order to minimize traffic and processing overhead.

By using a coherence directory, global memory line state information (with respect to each cluster) can be maintained and accessed by a memory controller or a cache coherence controller in a particular cluster. According to various embodiments, the coherence directory tracks and manages the distribution of probes as well as the receipt of responses. If coherence directory information indicates that probing of a specific cluster is not required, the probe to the specific cluster can be eliminated. In one example, a coherence directory indicates that probing of requesting and remote clusters is not necessary. A cache coherence controller in a home cluster probes local nodes without forwarding probes to the request and remote clusters. The cache coherence controller in the home cluster then sends a response to the request cluster after probe responses are received. However, in typical multiple cluster systems, a requesting cluster expects a predetermined number of responses from the various probed clusters. In one example, if the multiple cluster system includes four clusters, a request cluster would expect probe responses associated with nodes in all four clusters.

According to various embodiments, the techniques of the present invention provide a completion bit associated with a probe response. The completion bit indicates to the requesting cluster that no other probe responses from other clusters should be expected. Any mechanisms for notifying a request cluster that no other probe responses should be expected from other clusters is referred to herein as a completion indicator. In one example, a completion indicator is a completion bit included in the response sent to a request cluster after local nodes are probed. In another example, a completion indicator is separate data transmitted to a request cluster. By using a coherence directory and a completion indicator, the number of transactions associated with probing various clusters can be reduced. For example,

with reference to Figure 6, probes to cache coherence controller 603-2 and cache coherence controller 641-1 can be eliminated. A single response with a completion indicator can be transmitted by cache coherence controller 621-4 to the request cluster 600.

Figure 7 is one example of a coherence directory that can be used to allow management and filtering of probes. Various coherence directories are available. In one example, a full directory provides an entry for every memory line in a system. In this example, the coherence directory is maintained at the memory controller and is accessible by a cache coherence controller. However, in a system with a large amount of system memory, a full directory may not be efficient or practical. According to various embodiments, a sparse directory is provided with a limited number of entries associated with a selected set of memory lines. In one example, the coherence directory 701 includes state information 713, dirty data owner information 715, and an occupancy vector 717 associated with the memory lines 711. In some embodiments, the memory line states are modified, owned, shared, and invalid.

In the invalid state, a memory line is not currently available in cache associated with any remote cluster. In the shared state, a memory line may be present in more than one cache, but the memory line has not been modified in any of these caches. When a memory line is in the shared state, an occupancy vector 717 can be checked to determine what caches share the relevant data. An occupancy vector 717 may be implemented as an N-bit string, where each bit represents the availability of the data in the cache of N clusters. Any mechanism for tracking what clusters hold a copy of the relevant memory line in cache is referred to herein as an occupancy vector. The memory line with address 741 is in the shared state, and the occupancy vector 717 indicates that clusters 1 and 3 each have a copy of the shared memory line in cache.

In the modified state, a memory line has been modified and the modified copy exists in cache associated with a particular cluster. When a memory line is modified, dirty data owner information field 715 can be checked to determine the owner of the dirty data. Any mechanism for indicating what cluster owns a modified copy of the memory line in cache is referred to herein as a dirty data owner information field. In

one example, the memory line associated with address 781 is modified, and the dirty data owner field 715 indicates that cluster 2 owns the memory line.

In the owned state, a dirty memory line is owned by a single cache but may be 5 resident in multiple caches. In this case, the copy held in memory is stale. If the memory line is in the owned state, dirty data owner field 715 can be accessed to determine which cluster owns the dirty data. In one example, the memory line associated with address 761 is in the owned state and is owned by cluster 4. The occupancy vector 717 can also be checked to determine what other caches may have the relevant data. In this example, the occupancy vector 717 indicates that clusters 2, 3, and 4 each have a copy of the data associated with the memory line in cache.

10

15

20

25

30

Although the coherence directory 701 includes the four states of modified, owned, shared, and invalid, it should be noted that particular implementations may use a different set of states. In one example, a system may have the five states of modified, exclusive, owned, shared, and invalid. The techniques of the present invention can be used with a variety of different possible memory line states.

The coherence directory tracks the various transactions such as requests and responses in a multiple cluster system to determine when memory lines are added to the coherence directory, when memory lines are removed from the directory, and when information associated with each memory line is updated. By using the coherence directory, specific embodiments of the present invention recognize that the number of transactions such as probes can be reduced by managing or filtering probes that do not need to be sent to specific clusters. In addition, some embodiments employ this notion to manage or filter probes within a single cluster.

Figure 8 is a diagrammatic representation showing probe filter information that can be used to reduce the number of transactions in a multiple or single cluster system. Any criterion that can be used to reduce the number of clusters or nodes probed is referred to herein as probe filter information. Transactions such as probes can have a variety of characteristics. Characteristics of the probe include the next state of the memory line associated with the probe which indicates the type of the associated request for instance whether the probe is a read block (read) 823 or a read block modify (read/write) 825. According to various embodiments, a coherence directory maintains information for memory lines in the local cluster that are cached in non-local clusters, where non-local clusters can include request and remote clusters. According to other embodiments, such a directory includes information about locally cached lines.

If the state of the memory line associated with a probe is invalid 831 as indicated in the coherence directory, no copies of the memory line reside in other clusters (or other nodes for single cluster embodiments). Consequently, only the home cluster needs to be probed and a completion bit can be used to indicate to a request cluster that the request cluster should expect only a single response from home cluster instead of a response from each of the clusters. If the memory line associated with the probe is in the shared state 833, and the transaction is a read transaction, only the home cluster needs to be probed and a completion bit can again be used to indicate to the request cluster that only a single response from home cluster should be expected (803).

For read transactions on owned memory lines, only the remote cluster with the line cached in the owned state needs to be probed. The remote cluster can transmit the response with a completion bit back to a request cluster. For transactions on modified memory lines, the probe can be sent to the remote cluster with the line cached in the modified state. Although transactions such as read block (read) and read block modify (read/write) are described, it should be noted that other transactions such as test and test and set are contemplated.

Figure 9 is a diagrammatic representation depicting one example of transactions for probing only a home cluster as indicated in entries 801, 809, and 803 in Figure 8. According to various embodiments, processor 901-1 in a local cluster 900 sends a data access request such as a read request to a cache coherence controller 903-1. The cache coherence controller 903-1 forwards the request to a cache coherence controller 921-1 in a home cluster 920. The cache coherence controller 921-1 at the home cluster 920 receives the access request and forwards the access request to a memory controller 923-1, which then probes local nodes 925, 927, and cache coherence controller 921-2. It should be noted that a cache coherence controller 921-1 is typically responsible for

updating the coherence directory during various transactions. The cache coherence controller 921-2 determines characteristics associated with the probe from the memory controller 923-1 to determine whether remote probes are needed and whether a completion bit can be used. Here, the cache coherence controller 921-2 determines that no remote probes are needed and does not forward probes to the remote cluster 940 or to request cluster 900.

After cache coherence controller 921-4 receives the probe responses from local nodes as well as the read response from the memory controller 923-1, the response message with a completion indicator is transmitted to the request cluster. With the completion indicator, the request cluster does not wait for additional responses from other clusters. The coherence controller 903-4 forwards the response with the completion bit set to CPU 901-4. After receiving the response with the completion bit set, the CPU does not wait for additional responses from the local caches. CPU 901-4 forwards a source done message to cache coherence controller 903-5 to home cluster cache coherence controller 921-5, which can then perform updates of its coherence directory. The source done is then forwarded to memory controller 923-1.

Figure 9 shows one example of a sequence where only the home cluster needs to be probed. Figure 10 shows one example of a sequence where only a single remote cluster needs to be probed. Figure 10 is a diagrammatic representation depicting an example of transactions for probing a remote cluster as indicated in entries 805, 807, and 815 in Figure 8. According to various embodiments, processor 1001-1 in a local cluster 1000 sends a data access request such as a read request to a cache coherence controller 1003-1. The cache coherence controller 1003-1 forwards the request to a cache coherence controller 1021-1 in a home cluster 1020. The cache coherence controller 1021-1 at the home cluster 1020 receives the access request and forwards the access request to a memory controller 1023-1, which then probes local nodes 1025, 1027, and cache coherence controller 1021-2. The cache coherence controller 1021-2 determines characteristics associated with the probe from the memory controller 1023-1 to determine whether remote probes are needed and whether a completion bit can be used. Here, the cache coherence controller 1021-2 determines that only a remote cluster needs to be probed and does not forward a probe to request cluster 1000.

After cache coherence controller 1021-4 receives the probes from local nodes as well as the read response from the memory controller 1023-1, a response message is not transmitted to the request cluster because the remote cluster is sending a response message with a completion indicator is transmitted to the request cluster. With the completion indicator, the request cluster does not wait for additional responses from other clusters. The response is forwarded to CPU 1001-4 and a source done message is sent from cache coherence controller 1003-5 to home cluster cache coherence controller 1021-5. With the completion bit set in the response to CPU 1001-4, it does not wait for any other local responses. After all responses from local nodes are received, the source done is then forwarded to memory controller 1023-1, which can then perform updates of its coherence directory.

Figure 11 is a process flow diagram showing one example of a technique for handling requests at a home cache coherence controller. At 1101, a request associated with a memory line is received. At 1105, the cache coherence controller forwards the request to the memory controller. At 1109, the cache coherence controller receives a probe from the memory controller and accesses a coherence directory and probe filter information at 1113 to determine whether the number of probes to various clusters in the system can be reduced. At 1121, it is determined whether filtering and a completion indicator can be used. In one example, it is determined the filtering and a completion indicator can be used by identifying the criteria specified in Figure 8 and by accessing a coherence directory as shown in Figure 7.

If a completion indicator cannot be used, probes are broadcast to the various nodes with no filtering and no completion bit 1145. If filtering and a completion indicator can be used, it is determined at 1131 if a remote cluster should be probed. If a single remote cluster is the cluster that should be probed, the probe is forwarded with the completion indicator to the remote cluster at 1135. At 1139, home cluster probe responses are received but are not forwarded to the request cluster. The response is not sent to the request cluster from home cluster because a remote cluster is sending a response with a completion indicator to the request cluster.

At 1149, source done information is received from the request cluster and forwarded to the memory controller. If it is determined at 1131 that only the home cluster needs to be probed, then the cache coherence controller at 1141 does not send probes to any request or remote clusters and instead sends a response to the request cluster with a completion indicator. The cache coherence controller sends the response with the completion indicator after receiving home cluster probe responses. At 1149, the cache coherence controller at the home cluster receives source done information from the request cluster and forwards the source done information to the memory controller.

According to various embodiments, when the only cluster that needs to be probed is the home cluster, only the nodes in the home cluster are probed. No probes are transmitted to any request or remote cluster. However, when the only cluster that needs to be probed is a remote or request cluster, not only are the nodes in the remote cluster probed, but the nodes in the home cluster are probed as well. As will be seen, in some embodiments, the nodes within a home cluster may be filtered using probe filter information corresponding to locally cached lines.

According to various embodiments, the techniques of the present invention provide that when only a remote or request cluster needs to be probed, the memory controller can sometimes be bypassed to allow probing of only the remote or request cluster. In one example, a probe is not forwarded within the home cluster and a probe is forwarded directly to the remote cluster from the home cluster cache coherence controller.

Figure 12 is a diagrammatic representation showing exemplary memory controller filter information. Any criterion used to reduce the number of requests forwarded to a memory controller is referred to herein as memory controller filter information. Characteristics of a request can again be analyzed when a cache coherence controller receives the request from a request cluster. Requests can have a variety of characteristics. Some characteristics include whether the request is a read block (read) 1223 or a read block modify (read/write) 1225. When the state of the memory line associated with the request is invalid 1231, no remote probes are required

because no remote clusters have a copy of the memory line in cache. In some embodiments, the cache coherence controller does not maintain knowledge of the home cluster cache state. In such cases, the request is forwarded to the memory controller. In other embodiments, the cache coherence controller does maintain such information and uses it to reduce the number of nodes probed within the home cluster.

For read block transactions on a shared memory line 1203, there is no need to probe the remote clusters as the home cluster contains a valid copy of the memory line in either cache or the memory controller. Consequently the request is forwarded to the memory controller. For read block modify transactions on shared memory lines 1211, the local node state is unknown and the request is sent to the memory controller.

For read block transactions on an owned memory line 1205, there is no need to send a request to the target or probe local nodes as the owned state implies that the home cluster caches are invalid or shared. A probe is forwarded directly to the owning cluster to acquire the cached data. For read block write transactions on an owned memory line 1213, the local state is unknown and consequently the request is forwarded to the memory controller. When the state of the memory line associated with the request is modified 1237, there is no need to probe local nodes, as a modified state implies the home cluster state is invalid. A probe is forwarded to the cluster owning the memory line.

Figure 13 shows one example of a sequence where a request does not need to be forwarded to the home cluster memory controller. According to various embodiments, processor 1301-1 in a local cluster 1300 sends a data access request such as a read request to a cache coherence controller 1303-1. The cache coherence controller 1303-1 forwards the request to a cache coherence controller 1321-1 in a home cluster 1320. The cache coherence controller 1321-1 at the home cluster 1320 receives the access request and determines whether the memory controller can be bypassed. Forwarding a probe to a remote or request cluster without forwarding the request to a memory controller is referred to herein as bypassing the memory controller. In one embodiment, the determination can be made by using memory controller filter information. If the probe characteristics fall within entries 1205, 1207, or 1215, the

memory controller is bypassed and a probe is sent to cache coherence controller 1341-1 in the remote cluster 1340. In one example, the probe is forwarded with an indication that a completion bit should be used.

The cache coherence controller 1321-1 in the home cluster 1320 is acting as a serialization point in place of the memory controller to maintain cache coherency. Once it is determined that the memory controller can be bypassed, the cache coherence controller 1321-1 blocks all other incoming requests and outgoing probes until a final source done is received from the request cluster. The remote cluster cache coherence controller 1341-1 probes remote cluster nodes and sends a response with a completion indicator to the request cluster 1300. The response is forwarded to CPU 1301-4 and a source done message is sent from cache coherence controller 1303-5 to home cluster cache coherence controller 1321-5. The source done is not forwarded to the memory controller, because the memory controller never processed the transaction.

Figure 14 is a flow process diagram showing request handling at a home cache coherence controller using memory controller filter information. At 1401, a request associated with a particular memory line is received. At 1403, characteristics associated with the request are identified. At 1411, it is determined if the memory controller can be bypassed. According to various embodiments, memory controller filter information shown in Figure 12 is used to determine whether a memory controller can be bypassed. If it is determined that a memory controller can be bypassed, requests associated with the same memory line are blocked at 1415 and a probe is sent to a remote or a request cluster. At 1417, the memory line is unblocked after receiving a source done from the request cluster. If it is determined at 1411 that a memory controller can not be bypassed, the request is forwarded to a serialization point 1405. The transaction sequence can then proceed with or without probe filtering and a completion indicator as shown in 1109 of Figure 11.

As described above and according to some embodiments, a cache coherence directory is a mechanism associated with each cache coherence controller which facilitates the tracking by that cache coherence controller of where particular memory lines within its cluster's memory are being cached in remote clusters. That is, a portion

of the global memory space for the multi-cluster system is associated with each cluster. The cache coherence directory enables the cache coherence controller in each cluster to track which memory lines from the portion of the global memory space associated with its cluster have been cached with processors in remote clusters.

Each cache coherence controller in each cluster has such a cache coherence directory associated with it. Given the size of the memory space associated with each cluster, it is not practical to have an entry in the coherence directory for each memory line. Rather, the directory is sized in relation to the amount of cache memory associated with the processors in all remote clusters, a much smaller amount of memory. That is, the coherence directory is an associative memory which associates the memory line addresses with their remote cache locations. According to one embodiment, the cache coherence directory is fully associative. According to another embodiment, the directory is set-associative.

According to a specific embodiment, a typical entry in the cache coherence directory includes the memory address corresponding to the cached memory line, the remote cache location, whether the line is "clean" or "dirty," and whether the associated processor has read-only access or read/write access. This information corresponds to the standard coherence protocol states which include "invalid" (not cached in any remote clusters), "shared" (cached as "clean" and read-only), "modified" (cached as "dirty" and read/write), and "owned" (cached as "dirty" but read-only). A coherence directory entry also includes one or more fields identifying which, if any, of the remote clusters have the line cached in the "dirty" state, and which other clusters have the line cached in the "shared" state.

When the cache coherence controller in a particular cluster, e.g., the home cluster, receives a request for a particular memory line in its memory, it transmits the request to a memory controller associated with one of the local nodes to which the requested address maps, e.g., the home controller. To determine whether the most recently modified copy of the memory line resides in any of the cache memories in the system, the home controller then generates probes to all of the nodes in the cluster (including the cache coherence controller) asking whether any of the nodes have the

requested memory line stored in their corresponding caches in either a "dirty" (i.e., modified) or "clean" (unmodified) state. These probes can tell the nodes to invalidate their copies of the memory line, as well as to return the memory line in the case where the memory line has been modified.

5

10

15

20

25

30

Because the cache coherence controller in each cluster maps to the remainder of the global memory space outside of its cluster, it is responsible for ensuring that the appropriate processors in remote clusters receive corresponding probes. This is where the cache coherence directory comes into play. Without such a mechanism, the cache coherence controller would have to transmit probes to all of the nodes in all of the remote clusters having cache memories associated with them. By contrast, because the cache coherence directory provides information about where memory lines are cached as well as their states, probes only need be directed toward the clusters in which the requested memory line is cached. The state of a particular cached line will determine what type of probe is generated. As will be seen, such a cache coherence controller may also be configured to include information about locally cached memory lines and be operable to use such information to reduce the number of probes within its cluster.

The associative nature of the cache coherence directory of the present invention necessitates an eviction mechanism so that the most relevant information may be maintained in the limited number of directory entries. In addition, the distributed, multi-cluster architecture described herein also requires that the eviction mechanism be able to guarantee that the memory line corresponding to an evicted directory entry is purged from all remote caches. As mentioned above, the directory entry field indicating the location(s) of the memory line helps to reduce the number of transactions required to effect this purging. In addition, the appropriate type of request to effect the purging depends on the state of the remotely cached memory lines.

Thus, if a directory entry to be purged indicates that the line is only cached in the "clean" state, what is required is a mechanism which invalidates the memory line in each of the remote caches in which the line is cached. On the other hand, if the directory entry indicates that the line is in the "dirty" state in any of the remote caches, the modified memory line to memory must first be written back to memory before the line is invalidated.

In a conventional multiprocessor system, i.e., a system which does not have remote clusters of processors, there typically are not mechanisms by which external requests to a particular processor may be generated for the purpose of instructing the processor how to manage its cache. That is, in such a system, each processor is responsible for maintaining its own cache and evicting and/or writing lines back to memory to free up room for new entries. Thus, there is no provision for allowing one processor to instruct another processor to write a particular line back to memory. Similarly, there is no provision for allowing one processor to instruct another processor to invalidate a particular line in its cache without returning any data. That is, transactions between processor in a cache coherence protocol typically assume that one processor is trying to get a copy of the line from the other. Therefore, according to the present invention, mechanisms are provided for a system having a plurality of multiprocessor clusters by which such requests may be generated.

According to various specific embodiments of the invention, the semantics of transaction types developed for a single cluster system are altered to enable external devices to generate requests to specific processors to invalidate cache entries and to write cache entries back to memory. According to one embodiment which assumes the multi-cluster architecture described above, one such transaction type referred to herein as a "sized write" (i.e., a partial line write to memory) is employed to achieve the effect of instructing a processor having a "dirty" copy of a memory line stored in its cache to write the line back to memory.

The sized write transaction normally allows a processor to initiate a write to a any arbitrarily sized portion of a memory line (e.g., a particular byte or the entire line). That is, a request to write the byte to the memory line is sent to the memory controller which maps to the memory line. The memory controller then sends out a request to any other caches in the system having the corresponding line in the "dirty" state. If a positive response is received, i.e., if a modified copy of the line is returned in response

to the request, the memory controller than merges the original byte with the retrieved memory line, and then writes the merged line back to memory.

Generally speaking, the eviction of a cache coherence directory entry corresponding to a "dirty" line in a remote cache requires that the remote cache write the line back to memory and invalidate its copy. Thus, a transaction is needed which results in the following actions:

- 1. A write back is generated for the cached memory line,
- 2. The copy of the line in the cache is invalidated, and

5

10

15

20

25

30

3. The eviction mechanism is notified when the memory line has been written back to memory.

According to a specific embodiment of the invention, the semantics of the sized write transaction are altered resulting in a transaction having these characteristics. The altered sized write is generated such that no data are provided for the partial write, i.e., the sized write request has zero size. When the cache coherence directory associated with the cache coherence controller in a particular cluster, i.e., the home cluster, determines that it needs to evict an entry which corresponds to remotely cached "dirty" memory line, it generates a sized write request specifying no data and directs the request to the local memory controller corresponding to the memory line, i.e., the home memory controller. The home memory controller then generates probes to all of the local nodes in the cluster (including the cache coherence controller) requesting the most recent copy of the memory line. The local nodes respond as described above, returning any dirty copy of the line and invalidating the corresponding entries in their caches.

As described above, the cache coherence controller forwards the probe to the appropriate remote cluster(s) based on the information in its associated cache coherence directory which indicates the existence and location of any remotely cached copies of the memory line. The nodes in remote clusters which receive the probe behave similarly to the local nodes in that they respond by returning any dirty copy of the line and invalidating the corresponding entries in their caches.

The home memory controller receives the "dirty" copy of the memory line (if one exists), performs a NOP (because there are no data to merge with the modified line), writes the line back to memory, and notifies the cache coherence directory (i.e., the originator of the transaction) that the transaction is complete. In this way, the "altered" sized write transaction is employed to achieve the effect of instructing a remote processor to write back a specific "dirty" line in its cache to memory.

5

10

15

20

25

30

According to a specific embodiment of the invention, the notification by the home memory controller that the transaction is complete plays an important part in avoiding race conditions. That is, because the coherence directory is in flux during the period of time required to complete an eviction, it is possible that subsequent transactions corresponding to the same memory line might be generated somewhere in the system. Fortunately, as described above, the memory controllers of the multicluster architecture described herein act as serialization points for memory transactions. That is, once a memory controller accepts a transaction for one of its memory lines, it blocks all other transaction to that same memory line. Therefore, once the home memory controller accepts the sized write transaction, it does not allow any further transactions for the same memory line until the eviction process is completed.

Generally speaking, the eviction of a cache coherence directory entry corresponding to a "clean" line in a remote cache requires that the remote cache invalidate its copy. Thus, a transaction is needed which results in the following actions:

- 1. The copy of the line in the cache is invalidated, and
- 2. The eviction mechanism is notified when the invalidation is complete.

According to some embodiments, the zero sized write described above is employed as described with reference to dirty lines. According to another embodiment of the invention, the semantics for another type of transaction referred to herein as a "validate block" transaction are altered to achieve these results. That is, the semantics of the validate block transaction are altered such that it has the effect of instructing remote systems nodes having "clean" copies of a memory line to invalidate those lines

in their caches without resulting in any returned copies of the line in response to the request.

The validate block transaction is normally intended for the case in which a processor or I/O device (via the I/O bridge) writes an entire memory line of data atomically. This might occur, for example, when an I/O device, such as a disk drive, is writing blocks of data to memory. Such a transaction does not require a data response from the memory controller responsible for the memory line. In such a case, however, there still is a need to invalidate all cached copies of the line. The transaction saves the bandwidth that would normally be consumed to send the line from the memory controller to the processor or I/O bridge, which would be completely overwritten.

Therefore, according to a specific embodiment of the invention, when the cache coherence directory associated with the cache coherence controller in a particular cluster, i.e., the home cluster, determines that it needs to evict an entry which corresponds to one or more remotely cached "clean" memory lines, it generates a validate block request and directs the request to the local memory controller corresponding to the memory line, i.e., the home memory controller. The home memory controller then generates invalidating probes to all of the local nodes in the cluster (including the cache coherence controller). The local nodes invalidate their copies of the memory line and send confirming responses to home memory controller indicating that the invalidation took place.

The cache coherence controller forwards the invalidating probe to the appropriate remote cluster(s) based on the information in its associated cache coherence directory which indicates the existence and location of any remotely cached copies of the memory line. The remote nodes behave similarly to the local nodes in that they also invalidate any copies of the memory line and send the corresponding responses back to the cache coherence controller in the home cluster. The cache coherence controller aggregates the responses and transmits the aggregated response to the home memory controller.

The home memory controller receives the responses from the local nodes and the cache coherence controller, and notifies the cache coherence directory (i.e., the originator of the transaction) that the transaction is complete. The cache coherence directory then transmits a "source done" to the memory controller in response to which the memory line is freed up for subsequent transactions. In this way, the validate block transaction is employed to achieve the effect of instructing a remote processor to invalidate its copy of a "clean" memory line. As with the altered sized write transaction, the home memory controller acts as a serialization point for the validate block transaction thereby avoiding race conditions caused by subsequent transactions corresponding to the same memory line.

10.

As described above, the eviction mechanism employed to effect an eviction of an entry from the cache coherence directory may depend on the indicated state of the corresponding memory line, e.g., "clean" vs. "dirty." According to specific embodiments of the invention, the determination of which of the existing entries is to be evicted to make room for a new entry may be done in a wide variety of ways. For example, different approaches might select the oldest or least frequently used entries. According to one embodiment, "modified" lines are chosen ahead of "shared" lines, with a random mechanism being employed to select among like copies. It will be understood that any kind of policy for selecting the entry to be evicted may be employed without departing from the scope of the invention.

As described above, the serialization point of the home memory controller guarantees that transactions to the memory line corresponding to the directory entry being evicted will be locked out once the home memory controller receives the sized write or validate block request from the directory. However, it is possible that conflicting transactions may be generated during the time between when the cache coherence directory to evict a particular entry and the corresponding request is received by the memory controller. Until the sized write or validate block request corresponding to the entry being evicted is received by the memory controller, it is desirable to guarantee that any other requests corresponding to the same memory line are properly serviced.

Therefore, according to a specific embodiment of the invention, an eviction buffer is provided in the cache coherence directory in which the directory places the entry it has determined should be evicted. The entry in the eviction buffer remains visible to the cache coherence controller as one of the entries in the directory, i.e., the cache coherence controller cannot distinguish between entries in the directory and entries in the eviction buffer. The entry in the eviction buffer remains there until the home memory controller receives the corresponding eviction request from the cache coherence directory and the cache coherence controller receives a probe corresponding to the eviction request, at which point the entry in the eviction buffer is invalidated. However, if an intervening request corresponding to the entry in the eviction buffer is received, it may be processed by the cache coherence controller with reference to the eviction buffer entry and, because of the ordering of transactions at the memory controller serialization point, it is guaranteed that this intervening transaction will complete before the eviction request is serviced by the memory controller. In this way, a cache coherence directory entry may be "earmarked" for eviction, but may still be used for servicing subsequent requests until the memory line is locked by the home memory controller for the eviction process. According to a specific embodiment, if the eviction buffer is full, a status bit instructs the cache coherence controller to stall, i.e., to queue up any new requests for which there are no corresponding entries already in the cache coherence directory.

5

10

15

20

25

30

Figure 15 is a diagrammatic representation showing a transaction flow for a cache coherence directory eviction of a directory entry corresponding to a "dirty" memory line according to a specific embodiment of the invention. When the cache coherence directory 1501-1 determines that an eviction of one of its entries showing a "dirty" state must occur, e.g., in response to a new request for which no entry exists, it places the entry to be evicted into its eviction buffer and generates a sized write request (having zero size) to the local memory controller responsible for the memory line corresponding to the directory entry being evicted, i.e., the home memory controller 1502-1.

Assuming a previous transaction corresponding to the same memory line is not currently being processed, the home memory controller 1502-1 accepts the sized write

request and generates invalidating probes to all nodes in its cluster including local nodes 1503-1505 and cache coherence controller 1506-1. Each of the local nodes 1503-1505 invalidates any copies of the memory line and responds accordingly to the home memory controller 1502-2. When the cache coherence controller 1506-1 in the home cluster receives the invalidating probe, it forwards the invalidating probe to the remote cluster having the dirty copy of the memory line according to the directory information (i.e., the entry in the eviction buffer). The directory entry in the eviction buffer is then invalidated.

The cache coherence controller 1507-1 in the remote cluster receives the invalidating probe and forwards it to the local nodes in the remote cluster, i.e., local nodes 1508-1510. The local node having the "dirty" copy of the memory line replies to cache coherence controller 1507-2 with a dirty data response (i.e., returning the modified copy of the memory line from its cache), and the other local nodes reply with clean responses. In addition, any copies of the memory line in the remote cluster's caches are invalidated. The cache coherence controller 1507-2 then forwards the dirty data response back to the cache coherence controller 1506-2 in the home cluster which forwards the response to the home memory controller 1502-3.

The home memory controller 1502-3 receives the dirty data response and merges the modified data with the data from the sized write request (i.e., no data). Once all responses from the local nodes are received by the home memory controller 1502-3, a target done (TD) message is sent by the home memory controller 1502-3 to the cache coherence directory 1501-2 which completes the transaction with a source done (SD) message back to the home memory controller 1502-4, which then unlocks the memory line for subsequent transactions. As mentioned above, this mechanism may also be employed to evict directory entries corresponding to "clean" memory lines.

Figure 16 is a diagrammatic representation showing a transaction flow for an eviction of a directory entry corresponding to a "clean" memory line according to another specific embodiment of the invention. When the cache coherence directory 1601-1 determines that an eviction of one of its entries showing a "clean" state must occur it places the entry to be evicted into its eviction buffer and generates a validate

block request for the corresponding memory line and sends the request to the local memory controller responsible for the memory line, i.e., the home memory controller 1602-1.

Assuming the memory line is not locked, the home memory controller 1602-1 accepts the validate block request and generates invalidating probes to all nodes in its cluster including local nodes 1603-1605 and cache coherence controller 1606-1. Each of the local nodes 1603-1605 invalidates any copies of the memory line and responds accordingly to the home memory controller 1602-2. When the cache coherence controller 1606-1 in the home cluster receives the invalidating probe, it forwards the invalidating probe to any remote clusters having a copy of the memory line according to the directory information (i.e., the entry in the eviction buffer). The directory entry in the eviction buffer is then invalidated.

The cache coherence controller 1607-1 in any such remote cluster receives the invalidating probe and forwards it to the local nodes in the remote cluster, i.e., local nodes 1608-1610. Each of the local nodes 1608-1610 having a copy of the line invalidates its copy and responds accordingly to the cache coherence controller 1607-2. The cache coherence controller 1607-2 aggregates and forwards these responses back to the cache coherence controller 1606-2 in the home cluster which sends a source done (SD) message to the home memory controller 1602-3, which then unlocks the memory line for subsequent transactions.

In general, the entry in the eviction buffer may be invalidated by an earlier request, such as a write by a local processor. When the invalidating probe, associated with the eviction request, reaches the coherence controller, it will find the directory entry in the eviction buffer invalid. In this case, the coherence controller responds to the request without generating any remote probes.

The foregoing description assumes that the cache coherence directory includes processing functionality, e.g., an eviction manager, which may, according to different embodiments of the invention, be implemented in a variety of ways. For example, the directory may include its own memory controller configured to manage the directory

and implement the various functionalities described above. Alternatively, these functionalities may reside in application specific hardware, e.g., an ASIC, as a separate eviction manager. A further alternative might configure the cache coherence controller to incorporate at least some of the functionalities described.

According to a specific embodiment illustrated in Figure 17, the eviction manager 1702 is part of the cache coherence directory 1701 which is a functional block within the cache coherence controller 1700. The protocol engine 1705 (which may actually be one or more protocol engines) is responsible for processing transactions and corresponds to the CCC blocks in Figures 15 and 16. The cache coherence directory corresponds to the DIR blocks in Figures 15 and 16. The remaining blocks within controller 1700 are similar to the corresponding blocks described above with reference to Figure 3. Eviction manager 1702 communicates with protocol engine 1705 via coherent interface 1707. The protocol engine 1705 communicates with the coherence directory via a dedicated interface, which is used to communicate lookup and update commands and responses.

The basic architecture of Figure 17 may also be used to implement a probe filtering unit which is operable to reduce probe traffic within a cluster of processing nodes. Various embodiments of such a probe filtering unit are described below with reference to Figures 18-22.

As described above with reference to Figures 12-14, embodiments of the invention are contemplated in which the memory controller in the home cluster may be bypassed with reference to characteristics of a received request in accordance with, for example, the memory controller information described with reference to Figure 12. According to such embodiments, if the request is forwarded to the memory controller in the home cluster, all of the local nodes in the home cluster are then probed as shown in and described above with reference to Figure 4. On the other hand, if the request is not forwarded to the memory controller in the home cluster, none of the local nodes are probed.

As will be understood, such embodiments are effective in reducing unnecessary probe traffic in the former case, but may still generate unnecessary probes in the latter. That is, for example, in cases where the memory controller filter information of Figure 12 indicates that a valid copy of the requested memory line may exist in the home cluster, all of the local nodes in the home cluster end up being probed whether or not they have valid copies of the line in their caches. It is therefore desirable to provide techniques by which probe traffic may be more precisely "filtered" and system performance may be further enhanced. It will be understood that any reference herein to "filtering" includes any mechanism or technique by which the number of recipients of a probe is reduced.

According to specific embodiments of the invention, the techniques described above are adapted to reduce the number of probes within a cluster. Such techniques are referred to herein as local probe filtering. It should be noted that the following discussion applies both to systems having multiple multi-processor clusters such as those described above, as well as to systems having multiple processing nodes configured in a single cluster.

The behavior of a single cluster of processors implemented without local probe filtering will now be described again with reference to Figure 4. CPU 401-1 sends a read request to memory controller MC 403-1 which is responsible for controlling access to the memory range including the line identified in the request. If the memory controller MC 403-1 is available to respond to the request, it generates probes to the other processing nodes in the system (405, 407 and 409), each of which sends a probe response back to the requesting CPU 401-2. These probe responses may or may not include copies of the requested memory line depending on whether a valid copy of the line existed in the caches associated with these nodes. To account for the case in which the memory line does not exist in any of the caches, MC 403-1 also generates a read response back to the requesting CPU 401-3 which includes the memory line retrieved from main memory.

In implementations without local probe filtering, CPU 401 is programmed to expect responses from each of the nodes probed (including its own node) as well as a

response from memory controller MC 403. It will only send the "source done" message to the memory controller (which then unlocks the memory line) when all of the expected messages have been received. Thus, where the requested memory line is not held by a particular node's cache, there is unnecessary probe related traffic consuming the precious bandwidth of the system's point-to-point infrastructure.

.10

It will be understood that the foregoing is an exemplary read transaction in which the probe responses and read responses are directed to the requesting processor. It should also be understood that the present invention is applicable to operations in which the responses are directed to the memory controller, e.g., write operations. The former probe responses are precipitated by what is called a probe source; the latter by a probe target. Probes also include "next state" information which indicates to each node what the state of its copy of the line should be at the end of the transaction. According to a specific embodiment, the next state information indicates one of three possibilities, i.e., that there should be no change to the line status, that it should be moved to "shared," or moved to "invalid." In general, for the typical memory transaction depicted in Figure 4, each of the nodes in the cluster is "consulted" and makes its own independent assessment of how to proceed based on its current condition.

As mentioned above, the filtering of probes within a cluster, i.e., local probe filtering, may be implemented in systems having multiple clusters as well as systems having a single cluster of processors. In the former and as described above, the probe filtering functionalities described herein may be implemented in a cache coherence controller which facilitates communication between clusters. In the latter, these functionalities may be implemented in a device which will be referred to herein as a probe filtering unit (PFU) which may occupy a similar location in the cluster as the cache coherence controller, and may include some subset of the other functionalities of the cache coherence controller. In either case, it should be noted that the functionalities described may be implemented in a single device, e.g., a cache coherence controller or probe filtering unit, or be distributed among multiple devices including, for example, the processing nodes themselves. It should be understood that the use of the term "probe filtering unit" or "PFU" in the following discussion is not intended to be limiting or exclusive. Rather, any device or object operable to perform the described

functionalities, e.g., a cache coherency controller as described herein, is within the scope of the invention.

Figure 18 is a diagrammatic representation of a multiple processor system 1800 in which embodiments of the invention relating to the filtering of probes within a single cluster of processors may be practiced. System 1800 may comprise one cluster in a multiprocessor system (as described above with reference to Figure 2) or the entirety of a single cluster system. System 1800 includes processing nodes 1802a-1802d, one or more Basic I/O systems (BIOS) 1804, a memory subsystem comprising memory banks 1806a-1806d, and point-to-point communication links 1808a-1808e. The point-to-point communication links are configured to allow interconnections between processing nodes 1802a-1802d, I/O switch 1810, and probe filtering unit 1830 according to a point-to-point communication protocol.

According to embodiments having multiple clusters of processors, PFU 1830 may comprise a cache coherence controller which facilitates communication with remote clusters as described above. According to one embodiment, PFU 1830 is an Application Specific Integrated Circuit (ASIC) supporting the local point-to-point coherence protocol. PFU 1830 can also be configured to handle a non-coherent protocol to allow communication with I/O devices. In one embodiment, PFU 1830 is a specially configured programmable chip such as a programmable logic device or a field programmable gate array. An exemplary architecture for PFU 1830 may be implemented as described above with reference to Fig. 17. I/O switch 1810 connects the rest of the system to I/O adapters 1816 and 1820. As mentioned above with reference to Figure 2, it should be understood that a node (e.g., processing nodes 1802a-1802d) may comprise multiple sub-units, e.g., CPUs, memory controllers, I/O bridges, etc.

According to various embodiments of the invention, processing nodes 1802a-1802d are substantially identical. Figure 19 is a simplified block diagram of such a processing node 1802 which includes an interface 1902 having a plurality of ports 1904a-1904c and routing tables 1906a-1906c associated therewith. Each port 1904

allows communication with other resources, e.g., processors or I/O devices, in the computer system via associated links, e.g., links 1808a-1808e of Figure 18.

The infrastructure shown in Figure 19 can be generalized as a point-to-point, distributed routing mechanism which comprises a plurality of segments interconnecting the systems processors according to any of a variety of topologies, e.g., ring, mesh, etc. Each of the endpoints of each of the segments is associated with a connected processing node which has a unique node ID and a plurality of associated resources which it "owns," e.g., the memory and I/O to which it's connected.

The routing tables associated with each of the nodes in the distributed routing mechanism collectively represent the current state of interconnection among the computer system resources. According to a specific embodiment, each node has different routing tables for requests, broadcasts (e.g., probes), and responses. Each of the resources (e.g., a specific memory range or I/O device) owned by any given node (e.g., processor) is represented in the routing table(s) associated with the node as an address. When a request arrives at a node, the requested address is compared to a two level entry in the node's routing table identifying the appropriate node and link, i.e., given a particular address within a range of addresses, go to node x; and for node x use link y.

As shown in Figure 19, processing node 1802 can conduct point-to-point communication with three other processing nodes according to the information in the associated routing tables. According to a specific embodiment, routing tables 1906a-1906c comprise two-level tables, a first level associating the unique addresses of system resources (e.g., a memory bank) with a corresponding node (e.g., one of the processors), and a second level associating each node with the link (e.g., 1808a-1808e) to be used to reach the node from the current node.

Processing node 1802 also has a set of JTAG handshake registers 1908 which, among other things, may be used to facilitate modification of the routing tables (which are initially set by the BIOS). That is, routing table entries can be written to handshake registers 1908 for eventual storage in routing tables 1906a-1906c. It should be

understood that the processor architecture depicted in Figure 19 is merely exemplary for the purpose of describing a specific embodiment of the present invention. For example, a fewer or greater number of ports and/or routing tables may be used to implement other embodiments of the invention.

According to a specific embodiment, the processing nodes in a single cluster are programmed according to their normal setup rules with a few exceptions. First, the broadcast routing tables in each of the nodes are programmed such that the broadcasts initiated from each node go directly to the PFU rather than on all of the node interfaces. Second, the broadcast routing table in each node is programmed such that broadcasts originating from the PFU enter the node and are not forwarded to any other node. Third, each node is programmed to expect only one or two probe responses instead of one from each node in the system. More specifically, each node is programmed to expect one probe response if the PFU contains temporary storage to hold dirty data, and two if it does not. Some of the exemplary embodiments described below will assume the latter. However, this should not be construed as limiting the scope of the invention.

Referring now to Figure 20, when a memory controller generates a probe (2002), the node's routing table is consulted (2004) and the probe is sent only to the PFU (2006), and not to any of the nodes (including the node associated with the memory controller). The PFU accepts the probe and looks up the address in its directory of shared cache states (2008). According to a specific embodiment, the directory of shared states may be implemented as described above with reference to Figures 7 and 8, and indicates where particular memory lines are cached within the cluster. According to various embodiments, the directory may be full or sparse. And in embodiments where the directory is sparse, eviction mechanisms such as those described above with reference to the cache coherence controller may be employed.

If the directory lookup determines that the cache line is not cached anywhere in the system, i.e., ignoring the requesting node (2010), then the PFU responds to the probe with no traffic generated to any of the other nodes. That is, the response is sent back to the correct unit (either the CPU or the memory controller depending on the type of the probe) with an indication that there are no copies of the line in the system (2012).

If the node counts are programmed to expect two probe responses, then the PFU sends two copies of the response.

If, on the other hand, the directory lookup determines the cache line may be cached in the system (2010), the PFU sends out a probe only on links corresponding to the nodes that may contain the cache line (2014). The outgoing probe is the same as the incoming probe, except that it is modified to identify the PFU as the target, i.e., the source of the probe, and the command is changed such that it is always a "Probe – respond to target" regardless of the original command (either respond to source or respond to target).

The nodes that receive the modified probe automatically look up the cache line (2016) and return their response to the PFU (2018). The PFU uses these responses to update the directory (which may remove the responding node from the list of nodes that is caching the data) (2020). Once all the nodes to which the probe was sent have responded (2022), the PFU accumulates the responses as described above with reference to remote probe filtering (2024), and responds to the node from which the original request originated (2026).

As mentioned above, embodiments are contemplated in which the requesting node is programmed to expect two responses from the PFU. This relates to the fact that it may be desirable to immediately forward "dirty" data to the requesting node even where the PFU has not yet received all of the expected responses from the probed nodes. That is, if a probed node has the requested line "dirty" in its cache, i.e., it is the exclusive owner of the most recent copy of the line, that node sends back a read response with the requested data. If the PFU receives a read response from one of the probed nodes, but waits for all probe responses before sending a final response to the requesting node, deadlock may occur (i.e., if the PFU's buffers are full of dirty data, it won't be able to receive the incoming read responses).

Therefore, according to this embodiment, when the PFU receives a read response from one of the probed nodes, it immediately forwards the response to the requesting node. A final response which is cumulative of all received probe responses

is then sent to the requesting node to complete the transaction. In cases where the PFU does not receive a read response, i.e., none of the probed nodes own the line, two copies of the final probe response must be sent to the requesting node to complete the transaction, i.e., it is expecting two responses. Alternatively, embodiments are contemplated in which the PFU includes sufficient temporary storage for dirty data, and the requesting nodes are programmed to expect only one response. In either case, because the PFU centrally manages the probe traffic, cache coherency can be maintained without having all nodes respond to a requester.

Figure 21 illustrates an example of a memory request in a multi-processor system designed according to a specific embodiment of the invention. In this example, a four processing node system with a PFU or cache coherence controller (e.g., the system of Figure 18) is assumed. A CPU makes a memory request Req to the memory controller M to which the requested line corresponds. The memory controller retrieves the requested line from the memory banks (as indicated by read response RR), and generates a probe to the probe filtering unit PFU for any cached copies of the line. The PFU, in turn, probes nodes N0 and N2 after it applies its directory lookup and probe filtering algorithm. As discussed above, the determination as to which nodes get probed depends on the state of the PFU's directory and is independent of the source of the request, i.e., the requesting node may receive a probe. The PFU then accumulates the responses from nodes N0 and N2 and sends two responses (one of which may be a read response from N0 or N2) back to the requesting CPU. As mentioned above, some embodiments may only require a single response. The CPU then sends a source done to the memory controller to complete the transaction and unlock the memory line.

Figure 22 is an example of a memory request in which the PFU does not have to probe any nodes. This example illustrates the case in which the local filtering mechanism has its greatest effect. That is, because the PFU determines that none of the nodes in the system (i.e., N0-N3) has the requested line in its cache (i.e., a directory miss), no probes are needed, and the two probe responses PR are immediately sent back to the requesting CPU which then sends the source done (SD) to the memory controller to complete the transaction. Thus, the probe traffic between the requesting CPU and each of nodes N0-N3 which would have otherwise consumed bandwidth and clock

cycles is almost entirely eliminated, i.e., only one probe to the PFU and two probe responses back to the requester are required. As mentioned above, some embodiments may only require a single response to the requesting CPU.

In some embodiments, the modification of routing tables also affects transactions that must go to every node in the system (and thus should not be filtered). Such broadcast transactions include, for example, lock requests and system management messages. In such embodiments, the probe filtering unit or cache coherence controller is programmed to send out such broadcasts and to accumulate the responses.

It should be noted that some of the arrows shown in these diagrams may represent multiple "hops" in the point-to-point infrastructure interconnecting the processing nodes. That is, depending on the number of processors and the topology in which the processors are interconnected, a probe from the PFU to a particular processor may need to go through another node before it arrives at its intended destination. In any case, whether a transmission requires one or multiple hops, it is represented in the figures by a single arrow for clarity.

One of the benefits of local probe filtering is that it allows a multi-processor system to scale better because it reduces or eliminates unnecessary probes that go to nodes that are known not to be caching the desired data. In addition, latency may be significantly reduced for lines which are not highly shared across nodes by reducing the number of messages that have to be sent. Moreover, where the underlying multi-processor architecture comprises the HyperTransport<sup>TM</sup> architecture from AMD, embodiments of the invention may be implemented with little or no alteration to the underlying architecture. That is, redirecting probes to a probe filtering unit and probe responses back to the probe filtering unit can be accomplished with little or no change to the current HyperTransport architecture and the implementation of that architecture. In addition, embodiments of the invention may be implemented in which non-probe related traffic (requests and responses) go directly between the nodes without having to go through the probe filtering unit.

While the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. For example, embodiments of the present invention may be employed with multiple processor clusters connected through a point-to-point, switch, or bus architecture. In another example, multiple clusters of processors may share a single cache coherence controller, or multiple cache coherence controllers can be used in a single cluster. In addition, the mechanisms for facilitating local and remote probe filtering may be included in the same device or in separate devices. For example, the remote probe filtering functionality of a cache coherence controller in a multi-cluster system can be extended to facilitate local probe filtering. Alternatively, local probe filtering could be provided in a separate device deployed on a cluster's point-to-point interconnect.

In addition, although various advantages, aspects, and objects of the present invention have been discussed herein with reference to various embodiments, it will be understood that the scope of the invention should not be limited by reference to such advantages, aspects, and objects. Rather, the scope of the invention should be determined with reference to the appended claims.

## WHAT IS CLAIMED IS:

1. A computer system comprising a plurality of processing nodes interconnected by a first point-to-point architecture, each processing node having a cache memory associated therewith, the computer system further comprising a probe filtering unit which is operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories.

10

20

ŀ,

5

- 2. The computer system of claim 1 wherein the probe filtering unit corresponds to an additional node interconnected with the plurality of processing nodes via the first point-to-point architecture.
- 3. The computer system of claim 2 wherein the additional node comprises a cache coherence controller, and the probe filtering information comprises a cache coherence directory which includes entries corresponding to memory lines stored in the selected cache memories.
  - 4. The computer system of claim 1 wherein the plurality of processing nodes comprises a first cluster of processors, the computer system comprising a plurality of clusters of processors including the first cluster, the plurality of clusters being interconnected via a second point-to-point architecture.
- 5. The computer system of claim 4 further comprising a cache coherence controller on the first point-to-point architecture which is operable to facilitate interconnection of the first cluster with others of the plurality of clusters via the second point-to-point architecture.
- 30 6. The computer system of claim 5 wherein the cache coherence controller comprises the probe filtering unit, and the probe filtering information comprises a cache coherence directory.

- 7. The computer system of claim 1 wherein the first point-to-point architecture comprises a HyperTransport architecture.
- 9. The computer system of claim 1 wherein each of the processing nodes is operable to transmit the probes only to the probe filtering unit.
  - 10. The computer system of claim 9 wherein each of the processing nodes has at least one routing table associated therewith which governs which portions of the first point-to-point architecture the associated processing node employs for communicating with others of the processing nodes, the at least one routing table in each of the processing nodes being configured to direct all of the probes to the probe filtering unit.

10

20

25

30

- 11. The computer system of claim 10 wherein the at least one routing table in each of the processing nodes is configured to direct all broadcasts to the probe filtering unit.
  - 12. The computer system of claim 1 wherein each of the processing nodes is programmed to complete a memory transaction after receiving a first number of responses to a first probe, the first number being fewer than the number of processing nodes.
  - 13. The computer system of claim 12 wherein the probe filtering unit has temporary storage associated therewith for holding read response data from one of the cache memories, and the first number is one.
  - 14. The computer system of claim 12 wherein the probe filtering unit is operable to forward read response data to a requesting node before accumulating all probe responses associated with the memory transaction, and the first number is two.
  - 15. The computer system of claim 1 wherein the probe filtering unit is further operable to modify the probes such that the selected processing nodes transmit responses to the probes to the probe filtering unit.

16. The computer system of claim 1 wherein the probe filtering unit is operable to accumulate responses to each probe, and respond to requesting nodes in accordance with the accumulated responses.

5

- 17. A probe filtering unit for use in a computer system comprising a plurality of processing nodes interconnected by a first point-to-point architecture, each processing node having a cache memory associated therewith, the probe filtering unit being operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information representative of states associated with selected ones of the cache memories.
  - 18. An integrated circuit comprising the probe filtering unit of claim 17.

15

10

- 19. The integrated circuit of claim 18 wherein the integrated circuit comprises an application-specific integrated circuit.
- 20. At least one computer-readable medium having data structures stored therein representative of the probe filtering unit of claim 17.
  - 21. The at least one computer-readable medium of claim 20 wherein the data structures comprise a simulatable representation of the probe filtering unit.
- 25 22. The at least one computer-readable medium of claim 21 wherein the simulatable representation comprises a netlist.
  - 23. The at least one computer-readable medium of claim 20 wherein the data structures comprise a code description of the probe filtering unit.

30

24. The at least one computer-readable medium of claim 23 wherein the code description corresponds to a hardware description language.

- 25. A set of semiconductor processing masks representative of at least a portion of the probe filtering unit of claim 17.
- 26. A computer implemented method for reducing probe traffic in a computer system comprising a plurality of processing nodes interconnected by a first point-to-point architecture, each processing node having a cache memory associated therewith, the method comprising:

transmitting a probe from a first one of the processing nodes only to a probe filtering unit, the probe corresponding to a memory line;

evaluating the probe with the probe filtering unit to determine whether a valid copy of the memory line is in any of the cache memories, the evaluating being done with reference to probe filtering information associated with the probe filtering unit and representative of states associated with selected ones of the cache memories;

transmitting the probe from the probe filtering unit only to selected ones of the processing nodes identified by the evaluating;

accumulating probe responses from the selected processing nodes with the probe filtering unit; and

responding to the probe from the first processing node only with the probe filtering unit.

20

15

10

## REDUCING PROBE TRAFFIC IN MULTIPROCESSOR SYSTEMS

## ABSTRACT OF THE DISCLOSURE

A computer system having a plurality of processing nodes interconnected by a first point-to-point architecture is described. Each processing node has a cache memory associated therewith. A probe filtering unit is operable to receive probes corresponding to memory lines from the processing nodes and to transmit the probes only to selected ones of the processing nodes with reference to probe filtering information. The probe filtering information is representative of states associated with selected ones of the cache memories.

5

10

Figure 1A





Figure 1B







Figure 3



MC 403-2

Figure 4





Figure 5A

Figure 5B






Figure 5C




Figure 5D




Figure 7

	Coherence 1	Directory 701				
Memory Line 711	State 713	Dirty Data Owner 715	Occupancy Vector 717  N/A  N/A  Clusters 1,3  Clusters 1, 2, 3, 4  Cluster 2, 3, 4			
Address 721	Invalid	N/A				
Address 731	Invalid	N/A				
Address 741	Shared	N/A				
Address 751	Shared	N/A				
Address 761	Owned	Cluster 4				
Address 771	Owned	Cluster 2	Cluster 2, 4 N/A			
Address 781	Modified	Cluster 2				
Address 791	Modified	Cluster 3	N/A			
	•••					

Figure 8

Probe Filter Information 821	Read Block (Read) 823	Read Block Modify (Read/Write) 825			
Invalid 831	Can use completion bit. Probe home cluster. (801)	Can use completion bit. Probe home cluster. (809)			
Shared 833	Can use completion bit. Probe home cluster. (803)	N/A (811)			
Owned 835	Can use completion bit. Probe remote cluster with line cached in owned state. (805)	N/A (813)			
Modified 837	Can use completion bit. Probe remote cluster with line cached in modified state. (807)	Can use completion bit. Probe remote cluster. (815)			




Figure 9

Remote Cluster 940




Figure 11




Figure 12

Memory Controller Filter Information 1221								
	Read Block [Read] 1223	Read Block Modify [Read/Write] 1225						
Invalid 1231	Send request to target. (1201)	Send request to target. (1209)						
Shared 1233	Send request to target. (1203)	Send request to target. (1211)						
Owned 1235	Forward Probe To Owning Cluster. (1205)	Send request to target. (1213)						
Modified 1237	Forward Probe To Modified Cluster. (1207)	Forward Probe To Modified Cluster. (1215)						







Figure 14











Figure 17







Figure 19



ProbeSrc only goes to filtering unit from M CT, gets new TGT and resent out as a ProbeTgt.

RR

Σ Non probed nodes due to probe filtering are not aware of the transactoin. SD CPU PFU- ${\sf PR}$ Z N3 Ь Σ Req CPU

Figure 21




Figure 22

## PATENT APPLICATION FEE DETERMINATION RECORD

**Application or Docket Number** 

1000101-11-1

Effective October 1, 2004									100	0101		
CLAIMS AS FILED - PART I (Column 1) (Column 2)						SMA TYP		NTITY	OR	-	R THAN ENTITY	
TOTAL CLAIMS			25					ATE.	FEE	7	RATE	FEE
F	OR .	NUMBER FILED		NUME	NUMBER EXTRA		C FEE	395.00	OR	BASIC FEE	790.00	
TO	TAL CHARGE	ABLE CLAIMS	25 minus 20=		* <	5		9=		OR	X\$1.8=	90
INI	DEPENDENT C	3 minus 3 =		* (	O X4		4=		OR	X88=	910	
М	JLTIPLE DEPE	NDENT CLAIM P	RESENT					1 .				
* 11	* If the difference in column 1 is less than zero, enter "0" in column 2						·L	50=		OR		330
		LAIMS AS A						TAL		ОН	TOTAL	380
		(Column 1)		(Colun		(Column 3)	OTHER THAN SMALL ENTITY OR SMALL ENTITY					
AMENDMENT A		CLAIMS REMAINING . AFTER AMENDMENT		HIGH NUME PREVIO PAID I	BER DUSLY	PRESENT EXTRA	RA	TE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NON	Total	*	Minus	**		=	X\$	9=	OF	OR	X\$18=	
AME	Independent	*	Minus ***			=	X4	4=		OR	X88=	
L	FIRST PRESE	NTATION OF MU	JLTIPLE DE	PENDENT	+15	0=		OR	+300=			
TOTAL OR TOTAL OR ADDIT. FEE												
		(Column 1)		(Colum	nn 2)	(Column 3)						
AMENDMENT B		CLAIMS REMAINING AFTER AMENDMENT		HIGHI NUME PREVIO PAID F	BER JUSLY	PRESENT EXTRA	RA	ΓE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
N N	Total	*	Minus	**		=	X\$	9=		OR	X\$18=	
AME	Independent	*	Minus	***	<u> </u>	= -	X44	1=		OR	X88=	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +150= OR								OR	+300=			
							ADDIT.	TAL FEE		OR ,	TOTAL ADDIT. FEE	
		(Column 1)		(Colum		(Column 3)				_		
AMENDMENT C		CLAIMS REMAINING AFTER AMENDMENT		HIGHE NUMB PREVIO PAID F	ER USLY	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NDN	Total	*	Minus	**		=	X\$ 9	)=		OR	X\$18=	
AME	Independent	*	Minus	· ***		=	X44		•	OR	X88=	
	FIRST PRESE	NTATION OF MU	LTIPLE DEF	PENDENT	CLAIM		+150	十		OR	+300=	
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.  ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."  ** ADDIT. FEE  ** ADDIT. FEE												
***If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "" "  The "Highest Number Previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For" (Total or Independent) is the highest number previously Paid For Independent number previously												