

UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE PATENT TRIAL AND APPEAL BOARD

---

SONY CORPORATION, SONY ELECTRONICS INC.,  
SONY MOBILE COMMUNICATIONS AB, and  
SONY MOBILE COMMUNICATIONS (USA) INC.,  
Petitioner,

v.

MEMORY INTEGRITY, LLC,  
Patent Owner.

---

Case IPR2015-00158  
Patent 7,296,121 B2

---

Before JENNIFER S. BISK, NEIL T. POWELL, and  
KERRY BEGLEY, *Administrative Patent Judges*.

POWELL, *Administrative Patent Judge*.

DECISION  
Institution of *Inter Partes* Review  
37 C.F.R. § 42.108

## I. INTRODUCTION

### A. Background

Sony Corporation, Sony Electronics Inc., Sony Mobile Communications AB, and Sony Mobile Communications (USA) Inc. (collectively, “Petitioner”) filed a Petition requesting an *inter partes* review of claims 1–3, 8, 11, 12, and 14–25 (the “challenged claims”) of U.S. Patent No. 7,296,121 B2 (Ex. 1001, “the ’121 patent”). Patent Owner, Memory Integrity, LLC, filed a Preliminary Response. Paper 6 (“Prelim. Resp.”).

We have authority to determine whether to institute an *inter partes* review. 35 U.S.C. § 314(a); 37 C.F.R. § 42.4(a). The standard for instituting an *inter partes* review is set forth in 35 U.S.C. § 314(a), which provides that an *inter partes* review may not be instituted “unless the Director determines . . . there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition.”

After considering the Petition and Preliminary Response, we determine that Petitioner has established a reasonable likelihood of prevailing in showing the unpatentability of claims 19–24. Accordingly, we institute *inter partes* review of these challenged claims. We decline to institute an *inter partes* review of claims 1–3, 8, 11, 12, 14–18, and 25.

### B. Related Matters

The parties indicate that the ’121 patent is the subject of several proceedings in the United States District Court for the District of Delaware. Pet. 1; Paper 4, 1–2. In addition, another party filed four petitions seeking *inter partes* review of the ’121 patent—IPR2015-00159, IPR2015-00161, IPR2015-00163, and IPR2015-00172.

*C. The Asserted Grounds of Unpatentability*

Petitioner contends that claims 1–3, 8, 11, 12, and 14–25 of the '121 patent are unpatentable under 35 U.S.C. §§ 102 and/or 103 based on the following grounds (Pet. 3):<sup>1</sup>

Ground	Reference(s)	Challenged Claims
§ 102	Koster <sup>2</sup>	1–3, 8, 11, 12, 14–16, and 25
§ 103	Koster	17, 18, and 24
§ 103	Koster and Kuskin <sup>3</sup>	19–23
§ 103	Koster, Kuskin, and Park <sup>4</sup>	15 and 25
§ 103	Luick <sup>5</sup> and Kosaraju <sup>6</sup>	1–3, 8, 11, 12, 14–18, 24, and 25
§ 103	Luick, Kosaraju, and Kuskin	19–23
§ 103	Luick, Kosaraju, Kuskin, and Park	15 and 25

*D. The '121 Patent*

The '121 patent relates to accessing data in computer systems that include more than one processor. Ex. 1001, 1:23–24. Specifically, the '121 patent discusses multiple processor systems with a point-to-point architecture—a cluster of individual processors (also referred to as processing nodes) that are directly connected to each other through point-to-

---

<sup>1</sup> Petitioner also provides a declaration from Daniel J. Sorin, Ph.D. Ex. 1013.

<sup>2</sup> U.S. Patent No. 7,698,509 B1 (Ex. 1005, “Koster”).

<sup>3</sup> Jeffrey Kuskin et al., *The Stanford FLASH Multiprocessor*, in PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE 302 (1994) (Ex. 1006, “Kuskin”).

<sup>4</sup> S. Park & D.L. Dill, *Verification of Cache Coherence Protocols by Aggregation of Distributed Transactions*, 31 THEORY OF COMPUTING SYSTEMS 355 (1998) (Ex. 1007, “Park”).

<sup>5</sup> U.S. Patent No. 6,088,769 (Ex. 1008, “Luick”).

<sup>6</sup> U.S. Patent Application No. 2002/0073261 A1 (Ex. 1009, “Kosaraju”).

point links, each with an associated cache memory. *Id.* at 4:38–40. To increase the number of available processors, multiple clusters may be connected. *Id.* at 4:50–53. Figure 1A is reproduced below.

Figure 1A




Figure 1A shows an example of a multiple cluster, multiple processor system described by the '121 patent. *Id.* at 6:10–12. Figure 1A includes four processing clusters, 101, 103, 105, and 107, each of which can, in turn, include multiple processors. *Id.* at 6:12–14. The clusters are connected through point-to-point links 111a–f. *Id.* at 6:14–16.

The '121 patent explains that cache coherency problems can arise in such a system, because it may contain multiple copies of the same data. *Id.* at 1:26–38. For example, if the caches of two different processors have a copy of the same data block and both processors “attempt to write new values into the data block at the same time,” then the two caches may have different data values and the system may be “unable to determine what value to write through to system memory.” *Id.* at 1:37–45. Solutions to cache

coherency problems often involve an increase in communication traffic and a resulting decrease in efficiency. *Id.* at 1:23–26, 2:46–48. The ’121 patent discloses “techniques . . . for increasing data access efficiency in a multiple processor system,” while also addressing cache coherency. *Id.* at 4:36–38.

The ’121 patent discloses a system that includes a probe filtering unit. *Id.* at 2:52–65. A probe is defined as “[a] mechanism for eliciting a response from a node to maintain cache coherency in a system.” *Id.* at 5:45–47. As opposed to a traditional approach of broadcasting probes to all nodes, the probe filtering unit reduces traffic by intercepting the probes and transmitting them only to those nodes that require the information based on probe filtering information, i.e., “[a]ny criterion that can be used to reduce the number of clusters or nodes probed.” *Id.* at 2:52–3:5, 14:50–52; *see id.* at 28:29–58, 29:43–46. The probe filtering unit also may accumulate responses from those nodes selected to receive the probes and respond to the node from which the probe originated. *Id.* at 3:5–8, 28:59–67, 29:46–51. Figure 18 of the ’121 patent is reproduced below.

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.