

## **SEL EXHIBIT NO. 2016**

INNOLUX CORP. v. PATENT OF SEMICONDUCTOR ENERGY  
LABORATORY CO., LTD.

IPR2013-00064

THE EFFECT OF CONTACT OVERLAP DISTANCE ON a-Si TFT  
PERFORMANCE

SHUICHI UCHIKOGA, MASAHIKO AKIYAMA, TAKASHI KOIZUMI, MITSUSHI IKEDA AND KOUJI SUZUKI

Research and Development Center, TOSHIBA Corp., 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki, 210, Japan

ABSTRACT

The gate/source overlap distance ( $\Delta L_s$ ) is an important factor in fabricating self-aligned TFT with passivating layer. Six types of TFT were fabricated using thin intrinsic a-Si layers such as 20 nm, 50 nm and 100 nm and a n+:a-Si or a n+: $\mu$ c-Si were used as the contact layer. The least required gate/source overlap distance,  $\Delta L_{sc}$  is the critical overlap where the TFT performance is not limited by the contact. This  $\Delta L_{sc}$  was determined experimentally.  $\Delta L_{sc}$  was found to be significantly affected by the intrinsic a-Si layer thickness and the  $\Delta L_{sc}$  can be small by depositing a thin intrinsic layer. The intrinsic layer thickness dependence of  $\Delta L_{sc}$  in the linear region can be explained from an existing model. However, the behavior in the saturation region suggests the need of another model, which will be discussed here. The variation of n' contact layer shown to have a small effect on  $\Delta L_{sc}$ . In order to determine appropriate  $\Delta L_s$  for self-alignment TFT, the magnitude of field effect mobility, threshold voltage and drain current as well as  $\Delta L_{sc}$  must be considered.

INTRODUCTION

The self-alignment technique is important especially for liquid crystal display (LCD) manufacturing. This is because either in large area LCDs or in high definition LCDs, pattern misalignment fatally degrades picture quality. One of the effective methods to avoid deterioration of picture quality is the self-alignment of passivating SiNx which covers the channel region to the gate electrode. Passivating SiNx can be self-aligned to the gate electrode by exposing photoresist from the back side of the substrate. Channel length can be fabricated uniformly without any mask alignment by using this technique. Hence, gate/source overlap ( $\Delta L_s$ ) is made uniformly over the whole display area. Usually the overlap will be less than one micron. Furthermore, this small gate/source overlap reduces parasitic capacitance. However, small  $\Delta L_s$  limits TFT performance [1], [2].

In this work, the authors wish to study factors which determine the least required  $\Delta L_s$ , which will be defined as  $\Delta L_{sc}$ . The TFT structure used in this work is shown in Fig.1. Two parameters, namely, intrinsic layer thickness and n+ contact layer quality, were varied to investigate the effect of  $\Delta L_{sc}$  on TFT characteristics.




Fig.1; Cross sectional view of TFT with passivating layer.

## EXPERIMENTAL

### Device fabrication

The Mo-Ta gate electrode was patterned on a glass substrate, and PECVD was utilized to deposit SiO<sub>x</sub> and SiN<sub>x</sub> as the gate insulators, a-Si as intrinsic layer, and SiN<sub>x</sub> as the passivating layer. The photomask was designed to vary  $\Delta L_1$  from  $-3 \mu\text{m}$  to  $3 \mu\text{m}$  and  $\Delta L_2$  was fixed to  $3 \mu\text{m}$ . Here, minus means an offset TFT. Intrinsic a-Si layers were deposited with the thickness of 20 nm, 50 nm and 100 nm. Furthermore, phosphorus doped n<sup>+</sup> amorphous silicon (n<sup>+</sup>:a-Si) or n<sup>+</sup> microcrystalline silicon (n<sup>+</sup>: $\mu\text{c}$ -Si) were deposited as the contact layer. As a result, 6 types of TFT were fabricated. The channel length and width of the TFT were  $12 \mu\text{m}$  and  $60 \mu\text{m}$ , respectively.

In this work, the main concern was focused on the source contact.  $L_{s1}$  and  $L_{s2}$  were designed to be constant, since it greatly affects device performance. From the measurement,  $L_{s1}$  and  $L_{s2}$  were in a length about  $2.5 \mu\text{m}$ .

### Characterization

All  $\Delta L_1$  were measured by using pictures taken from FE-SEM observation. TFT performance was characterized by field effect mobility ( $\mu\text{n}$ ), threshold voltage ( $V_{\text{th}}$ ), and drain current ( $I_{\text{ds}}$ ).  $\mu\text{n}$  and  $V_{\text{th}}$  were obtained for both linear region and saturation region. Drain voltage  $V_{\text{ds}}=0.1[\text{V}]$  was used for the linear region and  $V_{\text{ds}}=15[\text{V}]$  for the saturation region. Gradual channel approximation was adopted to obtain  $\mu\text{n}$  and  $V_{\text{th}}$  for linear region and saturation region.  $I_{\text{ds}}$  at  $V_{\text{gs}}=15[\text{V}]$  was employed as characteristic  $I_{\text{ds}}$  for both the linear and saturation region.

The n<sup>+</sup> contact layers were characterized by measuring its dark conductivities. The conductivities were measured by depositing approximately  $1 \mu\text{m}$  thick phosphorus doped a-Si film. The conductivities were  $1.0 \times 10^{-3} (\text{ohm}\cdot\text{cm})^{-1}$  and  $8.0 \times 10^{-1} (\text{ohm}\cdot\text{cm})^{-1}$  for a-Si and  $\mu\text{c}$ -Si, respectively.

## RESULTS

Figures 2, 3 and 4 show the  $\Delta L_1$  dependence of TFT performance for three different intrinsic layer thickness in terms of  $\mu\text{n}$ ,  $V_{\text{th}}$  and drain current  $I_{\text{ds}}(V_{\text{gs}}=15[\text{V}])$ . These results are obtained by TFTs with n<sup>+</sup>: $\mu\text{c}$ -Si contact layer. The figures clearly show that  $\mu\text{n}$  and  $I_{\text{ds}}$  decrease as  $\Delta L_1$  reduces. The figures also show that  $\mu\text{n}$  and  $I_{\text{ds}}$  become independent of  $\Delta L_1$  in the region  $\Delta L_1 > 2 \mu\text{m}$ .

The  $\mu\text{n}$  in  $\Delta L_1 > 2 \mu\text{m}$  greatly depends on the intrinsic layer thickness in the saturation region while the thickness does not affect the  $\mu\text{n}$  in the linear region, as it can be seen in Figs.2 and 3. That is, in the saturation region (Fig.3), the average  $\mu\text{n}$  at  $\Delta L_1 > 2 \mu\text{m}$  are  $0.52 (\text{cm}^2/\text{V}\cdot\text{S})$ ,  $0.63 (\text{cm}^2/\text{V}\cdot\text{S})$ , and  $0.78 (\text{cm}^2/\text{V}\cdot\text{S})$  for intrinsic layer thickness 20 nm, 50 nm, and 100 nm, respectively. In the linear region,  $0.73 (\text{cm}^2/\text{V}\cdot\text{S})$ ,  $0.73 (\text{cm}^2/\text{V}\cdot\text{S})$ , and  $0.64 (\text{cm}^2/\text{V}\cdot\text{S})$  for thickness 20 nm, 50 nm, and 100 nm, respectively. The drain current in the saturation region is also affected by the film thickness (Fig.4).




Fig.2;  $\Delta L_s$  dependence of field effective mobility (above) and threshold voltage (below) in the linear region for n+: $\mu$ c-Si contact layer.




Fig.3;  $\Delta L_s$  dependence of field effective mobility (above) and threshold voltage (below) in the saturation region for n+: $\mu$ c-Si contact layer.





Fig.5; Definition of  $\Delta L_{sc}(\mu_n)$ , which is the least required  $\Delta L_s$  for field effective mobility.

Fig.4;  $\Delta L_s$  dependence of the drain current at  $V_{gs}=15$ [V],  $V_{ds}=0.1$ [V] (above) and  $V_{ds}=15$ [V] (below) for n+: $\mu$ c-Si contact layer.

**Definition of  $\Delta L_{sc}$**

In order to evaluate the effect of  $\Delta L_s$  on the TFT performance, the critical length,  $\Delta L_{sc}$ , will be introduced. The meaning of  $\Delta L_{sc}$  is the least required gate/source overlap distance, that does not deteriorate TFT performance.

To show the procedure of obtaining  $\Delta L_{sc}$ , Fig.5 will be used in the case of  $\mu_n$ . The values of  $\mu_n$  and  $I_{ds}$  at  $\Delta L_s > 2 \mu m$  will be used as TFT characteristics which are not deteriorated by the gate/source contact overlap.

The embodiment of obtaining  $\Delta L_{sc}$  experimentally is as shown below.

1. Calculate the average  $\mu_n$  ( $\mu_n(\text{avg})$ ) and standard deviation( $\sigma$ ).
2. Define the minimum  $\Delta L_s$  as  $\Delta L_{s0}$  from the measured data point which satisfies  $\mu_n(\text{avg}) - 3\sigma$ . Then, define the next smaller data point as  $\Delta L_{s0-1}$ .
3. Then we define  $\Delta L_{sc}$  for  $\mu_n$  as

$$\Delta L_{sc}(\mu_n) = (\Delta L_{s0}(\mu_n) - \Delta L_{s0-1}(\mu_n)) / 2.$$

In the same manner,  $\Delta L_{sc}$  for drain current ( $\Delta L_{sc}(I_{ds})$ ) is defined as

$$\Delta L_{sc}(I_{ds}) = (\Delta L_{s0}(I_{ds}) - \Delta L_{s0-1}(I_{ds})) / 2.$$

**$\Delta L_{sc}$  dependence of TFT performance**

Figures 6 and 7 are obtained by using the above definition for each intrinsic layer thickness and for each contact layer. Fig.6 is the  $\Delta L_{sc}$  dependence for  $\mu_n$  and Fig.7 is for the drain current. It is clear that  $\Delta L_{sc}$  decreases as intrinsic layer thickness reduces for both  $\mu_n$  and  $I_{ds}$ . It is shown that intrinsic layer thickness is one of the major factors which determine  $\Delta L_{sc}$ .

These results from Figs.6 and 7 indicate that  $\Delta L_s$  can be made smaller for thinner intrinsic layers when self alignment of passivating SiNx by gate pattern is concerned. However, it must




Fig.6; Intrinsic layer thickness dependence of  $\Delta L_{sc}$  for field effective mobility.




Fig.7; Intrinsic layer thickness dependence of  $\Delta L_{sc}$  for drain current.

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.