

## **SEL EXHIBIT NO. 2013**

INNOLUX CORP. v. PATENT OF SEMICONDUCTOR ENERGY  
LABORATORY CO., LTD.

IPR2013-00064



## Cu/CuMg Gate Electrode for the Application of Hydrogenated Amorphous Silicon Thin-Film Transistors

M. C. Wang,<sup>a</sup> T.-C. Chang,<sup>b,\*</sup> Po-Tsun Liu,<sup>c</sup> Y. Y. Li,<sup>d</sup> R. W. Xiao,<sup>d</sup> L. F. Lin,<sup>d</sup> and J. R. Chen<sup>a</sup>

<sup>a</sup>Department of Materials Science and Engineering, and <sup>d</sup>Institute of Electronics Engineering, National Tsing Hua University, Hsin-Chui 300, Taiwan

<sup>b</sup>Department of Physics and Institute of Electro-optical Engineering, Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, Kaohsiung 804, Taiwan

<sup>c</sup>Department of Photonics and Display Institute, National Chiao Tung University, Hsin-Chu 300, Taiwan

The feasibility of using Cu/CuMg as a gate electrode for a-Si:H thin-film transistors (TFTs) has been investigated in this work. The issue of adhesion between the Cu film and glass substrates has been overcome by introducing the Cu/CuMg alloy. Furthermore, a wet-etching process of Cu-based gate metal has been proposed by using the copper etchant in the conventional printed circuit boards. The experimental result showed superior performance of a-Si:H TFT with desired electrode taper angle and minimal loss of critical dimension. The a-Si:H TFT exhibited mobility of 0.37 cm<sup>2</sup>/V s, subthreshold slope of 0.83 V/dec, and V<sub>th</sub> of 2.02 V.

© 2007 The Electrochemical Society. [DOI: 10.1149/1.2739209] All rights reserved.

Manuscript submitted February 1, 2007; revised manuscript received March 26, 2007. Available electronically May 22, 2007.

Copper metallization has received increasing attention in both microelectronics<sup>1,2</sup> and the large-area and high-resolution active matrix liquid-crystal displays (AM-LCDs),<sup>3</sup> because resistance-capacitance (RC) time delay can be reduced considerably by employing low electrical resistivity metallurgy. Moreover, double-frequency addressing has been proposed to improve the moving image quality by reducing the motion blur of thin-film transistor (TFT)-LCDs. However, the double-rate operation also shortens the device charging time and therefore reduces the TFT-LCD brightness.<sup>4,5</sup> To reduce the RC delay effectively, either the gate busline thickness or width needs to be increased to reduce the line resistance. However, large busline width is not desirable, because it may not only reduce the pixel aperture-ratio but may also increase the line capacitance (crossover and busline-to-common electrode capacitances). To increase the busline thickness, taper edge formation of the gate has to be developed to prevent crossover and interlayer defects due to the poor step coverage and the pinhole formation through the gate insulators. Unfortunately, this process is not available at the present time and it is very difficult to develop. This has led to the introduction of copper metallization to silicon integrated circuits despite the challenges that copper poses to the fabrication processing and the fact that it is a potential lifetime killer. However, the use of Cu has also been hampered by its poor adhesion to the glass substrates and taper angle of the multilayer metal etching process. Several technologies have been used to break through these problems. First, self-passivated Cu gates with MgO and CrO were investigated. Annealing Cu alloy at 350–500°C in an O<sub>2</sub> environment gives rise to the self-passivation of Cu by forming metal oxide, which showed good adhesion to the substrate glass and good stability of Cu. Also, the efficient passivation of Cu electrode can be performed by all plasma-enhanced chemical vapor deposition (PECVD) processes.<sup>6–8</sup> Second, an insertion of an indium tin oxide (ITO) layer between the glass substrate and Cu gate showed a good adhesion to the glass substrate.<sup>9</sup> However, the former approach suffers a high temperature process and the resistivity may be increased due to the doping metal element. As for the second approach, the development of the etchant is difficult because of the galvanic effect of the dissimilar metals in the etchant. Third, the Al<sub>2</sub>O<sub>3</sub> buffer layer formed by plasma improves the adhesion to the glass substrate and AlN formed by plasma protects the Cu diffusion to the TFT and plasma damage during the deposition of silicon-nitride layer.<sup>10</sup> However, the thin Al<sub>2</sub>O<sub>3</sub> buffer layer and AlN layer suffered from

the process stability. The deposition of a CuMg alloy film has been reported by Lee et al. to form a MgO/Cu bilayer structure with low Cu resistivity and good adhesion to SiO<sub>2</sub>, although a higher leakage current density has been observed in this structure.<sup>11</sup> In this paper, the Cu/CuMg alloy bilayer structure with similar Cu resistivity was studied in the gate metal structure for a good adhesion layer and provided a good taper angle of metal gate electrode after multilayer metal-etching process.

### Experimental

A thin CuMg alloy layer (50 nm) was deposited onto a glass substrate by dc magnetron sputtering at 99.99% purity level of CuMg alloy target (4.5 atom % Mg) at room temperature. Afterward, a 300 nm thick Cu layer was continuously deposited by sputtering on the CuMg alloy layer without breaking the vacuum. The sputtering conditions of Cu and CuMg alloy were as follows. The base pressure of the deposition chamber was 7.0 × 10<sup>-7</sup> Torr, Ar pressure 6 mTorr, power 1500 W, and the substrate temperature was at room temperature. The resistivity of the metal film was measured by four-point probe. To investigate the adhesion ability between the Cu/CuMg alloy and glass substrates, the 3M 610-tape test technology was performed. The taper angle of the Cu/CuMg alloy structure after the etch process was also confirmed by scanning electron microscopy (SEM) and optical microscopy (OM). The gate metal hillcock issue of the Cu/CuMg alloy structure was also confirmed via SEM and OM observation. After patterning the Cu/CuMg alloy gate electrodes, the a-Si:H TFT devices were fabricated by depositing a 300 nm thick silicon-nitride (SiN<sub>x</sub>), a 200 nm thick a-Si:H active layer, and a 50 nm thick n<sup>+</sup>-a-Si:H layer subsequently onto the Cu/CuMg alloy gate using PECVD. After the Si active islands were patterned, an Al metal layer was deposited by sputtering and patterned for forming source/drain electrodes. Finally, the n<sup>+</sup>-a-Si:H layer on the TFT channel region was etched via the source/drain pattern electrodes as the etching mask. The detailed process flow was illustrated in Fig. 1. The dimensions of channel length and width were both 20 μm for the TFT devices. The electrical measurement was carried out on a HP 4156C precision semiconductor parameter analyzer.


### Results and Discussion

Table I shows the comparison of resistivity and adhesion between different Cu metals and glass substrate using the 3M-610 tape test method. The alloy resistivity is increased from 2.6 to 8.7 μΩ cm with doping elements. Although the resistivity of pure Cu film is only 2.6 μΩ cm, the 3M tape test failed due to the poor adhesion of Cu film on the glass substrate. Doping the Mg element

\* Electrochemical Society Active Member.

<sup>z</sup> E-mail: tcchang@mail.phys.nsysu.edu.tw

### BCE Structure Process Flow




**Figure 1.** Detailed process flow of the Cu/CuMg gate a-Si:H TFT with the back-channel-etched (BCE) inverted-staggered TFT structure.


into Cu could improve the adhesion and could pass the 3M tape test. This is because the Mg could easily form the MgO layer between the glass substrate and Cu during the sputtering process. As a result, the CuMg alloy film acting as a buffer layer could improve the adhesion between the Cu and glass substrates. By using the Cu/CuMg alloy structure, therefore, a low-resistance metal line with good adhesion can be obtained experimentally. The gate metal structure of Cu/CuMg alloy has low resistivity compared with the pure Cu film and could pass the 3M tape test. Furthermore, the wet-etching process of the Cu/CuMg alloy structure was also successfully completed by introducing the ferric chloride base etchant typically used in printed circuit boards (PCBs). The SEM image shown in Fig. 2 has exhibited a much-desired taper angle ( $42^\circ$ ) for the Cu/CuMg gate electrode, beneficial for film step coverage and preventing pinhole formation through the gate insulators.<sup>12-15</sup> By decreasing the etching time, the taper angle below  $40^\circ$  could be achieved. The inset in Fig. 2 shows the definition of the taper angle. The conventional value of the taper angle used in the TFT-LCD was from  $45$  to  $70^\circ$ . The etch rate of the Cu/CuMg film was about  $1.8$  nm/s and the critical dimension loss was less than  $1.5$   $\mu\text{m}$ . The use of the CuMg film enhances the taper angle, due to the complete wet-etching process of Cu/CuMg materials similar to each other. Figure 3 shows the SEM image of the Cu/CuMg alloy gate after

**Table I.** The adhesion and resistivity of metal.

	Thickness (nm)	Resistivity ( $\mu\Omega$ cm)	3M-610 tape test
Pure Cu	300	2.6	No pass
CuMg alloy	50	8.7	Pass
Cu/CuMg alloy	300/50	2.63	Pass



**Figure 2.** SEM cross-sectional picture of the Cu/CuMg alloy structure after the wet-etching process. (Inset) Definition of taper angle of gate electrode.



**Figure 3.** SEM cross-sectional picture of the Cu/CuMg alloy as gate structure after PECVD trilayer dielectrics. (Inset) OM picture of the TFT device after island is defined.


PECVD trilayer dielectrics. Also, the inset shows the OM image of the TFT device after Si island etch. Neither the SEM nor the top-view OM images have shown hillock formation in the thin-film deposition process. Because the metallic Cu has higher heat endurance than Al, the hillock formation was not observed after the PECVD trilayer dielectric film on the gate metal. After a complete TFT manufacture process, the electrical characteristics of a-Si:H TFTs with the Cu/CuMg alloy gate are also investigated, as shown in Fig. 4. Figure 4a shows transfer characteristics of the Cu/CuMg alloy gate a-Si:H TFT measured at the drain voltages of 0.1 and 10 V. The proposed a-Si:H TFT with the Cu/CuMg alloy gate demonstrated the field-effect mobility of  $0.37$   $\text{cm}^2/\text{Vs}$  (extracted from the linear  $I_D$ - $V_G$  plot, where the  $V_D = 0.1$  V), the subthreshold slope of  $0.83$  V/dec, the threshold voltage of  $2.02$  V (extracted from the linear  $I_D$ - $V_G$  plot, where the  $V_D = 0.1$  V), and the  $I_{ON}/I_{OFF}$  ratio of  $10^6$  at  $V_D = 10$  V. The gate leakage current through the gate insulator is less than  $10^{-13}$  A. The low gate leakage current is also due to the superior performance of the Cu/CuMg alloy gate electrode with the desired taper angle and nonhillock formation. Furthermore, the output characteristics of a-Si:H TFTs are also shown in Fig. 4b, measured at the gate voltages sweeping from 2 to 8 V by a voltage step of 2 V. No current crowding effect is observed in the Cu/CuMg gate a-Si:H TFT device. This also means that the voltage applied on the TFT was not limited by the source/drain contacted resistance.

### Conclusions

A Cu alloy gate a-Si:H TFT device with low resistivity has been developed successfully in this work. The CuMg alloy film acting as a buffer layer could improve the adhesion between the Cu and glass substrates. In addition, the desired taper angle of the Cu/CuMg alloy electrode can be obtained by applying a wet-etch process with a ferric chloride base etchant. Low gate leakage and reliable process was achieved due to the Cu/CuMg electrode with an ideal taper angle and hillock-free dielectric film formation. Compared to the typical a-Si:H TFT, the Cu gate a-Si:H TFT exhibited similar device performance but much lower gate-line resistivity than Al or MoW metal gate line.

### Acknowledgments

This work was partially supported by the National Science Council of the Republic of China under contract no. NSC-94-2120-M-110-005, NSC94-2215-E-009-031, NSC-95-2120-M-110-003, and NSC 95-2221-E-009-254-MY2 and MOEA Technology Development for Academia under Project 94-EC-17-A-07-S1-046 and the MOE ATU Program. Also, the authors thank the Taiwan TFT LCD Association (TTLA) for their support.



**Figure 4.** (a) Output characteristics ( $I_D$ - $V_G$  curve) of the Cu gate a-Si:H TFT and (b) output characteristics ( $I_D$ - $V_D$  curve) of the Cu gate a-Si:H TFT. The channel length and width of TFT devices were  $20 \mu\text{m}$ .

National Sun Yat-Sen University assisted in meeting the publication costs of this article.

### References

1. S. Venkatesan, A. V. Gelatos, V. Misra, B. Smithe, R. Islam, J. Cope, B. Wilson, D. Tuttle, R. Cardwell, and S. Anderson, *Tech. Dig. - Int. Electron Devices Meet.*, **1997**, 769.
2. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. McDvitt, W. Motsiff, and A. Simon, *Tech. Dig. - Int. Electron Devices Meet.*, **1997**, 773.
3. W. E. Howard, *J. Soc. Inf. Disp.*, **3**, 127 (1995).
4. K. Ono, Y. Imajo, I. Mori, R. Oke, S. Kato, K. Endo, and H. Ishino, *SID Int. Symp. Digest Tech. Papers*, **2005**, 1848.
5. Y. Yoshida, Y. Kikuchi, S. Daly, and M. Sugino, *SID Int. Symp. Digest Tech. Papers*, **2005**, 1852.
6. H. Sirringhaus, S. D. Theiss, A. Kahn, and S. Wagner, *IEEE Electron Device Lett.*, **18**, 388 (1997).
7. W. H. Lee, H. L. Cho, B. S. Cho, J. Y. Kim, Y. S. Kim, W. G. Jung, H. Kwon, and J. H. Lee, *J. Vac. Sci. Technol. A*, **18**, 2972 (2000).
8. W. H. Lee, H. Cho, B. S. Cho, J. Kim, Y. S. Kim, W. G. Jung, H. Kwon, J. Lee, P. J. Reucroft, and C. Lee, *J. Electrochem. Soc.*, **147**, 3066 (2000).
9. P. M. Fryer, E. Colgan, E. Galligan, W. Graham, R. Horton, D. Hunt, K. Latzko, R. Nywening, L. Jenkins, and R. John, *SID Int. Symp. Digest Tech. Papers*, **1996**, 333.
10. S. W. Lee, K. S. Cho, B. K. Choo, and J. Jang, *IEEE Electron Device Lett.*, **23**, 324 (2002).
11. W. H. Lee, B. S. Cho, B. J. Kang, H. J. Yang, J. G. Lee, I. K. Woo, S. W. Lee, J. Jang, G. S. Chae, and H. S. Soh, *Appl. Phys. Lett.*, **79**, 3962 (2001).
12. M. Dohjo, T. Aoki, K. Suzuki, M. Ikeda, T. Higuchi, and Y. Oana, *Proc. SID*, **29**, 283 (1988).
13. N. Hirano, N. Ikeda, H. Yamaguchi, S. Nishida, Y. Hirai, and S. Kaneko, *Conference Record, International Research Display Conference*, p. 369 (1994).
14. H. Morimoto, *Proceedings of the 12th International Research Display Conference*, p. 337 (1992).
15. P. S. Shin, T. C. Chang, S. M. Chen, M. S. Feng, D. Z. Peng, and C. Y. Chang, *Surf. Coat. Technol.*, **108**, 588 (1998).