			A ∼			
		1987 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 - 1967 -	~ * **			
UN UN						
				۵	upproved for use thr	PTO/SB/05 (08 ough 10/31/2002 OMB 0651-0
se type a plus sign (+) inside this box	$\rightarrow \Box$	U		••	DEPARTMENT OF COMMEN
		, no persons are required to respond	to a colle	ection of informatic		a valid OMB control number
e o	UTILIT	Y	Attorr	ney Docket No.	0756-2237	<u> </u>
РАТ			First I	rst Inventor Yoshiharu HIRAKATA et 91		
PATENT APPLICATION TRANSMITTAL			Title	CONTAC	CT STRUCTURI	s 2
(Only for new nonprovisional applications under 37 CFR 1.53(b))				ss Mail Label No	,	2c
(Only for new nonpr	APPLICATION F			35 11111 20001 110		amissioner for Pacific
Son MDED about on 6		patent application contents.		ADDRESS TO:	Box Patent Ap Washington, I	
1. E Fee Transmi			L	7 CD-RON		licate, large table or
(Submit an origi	al and a duplicate for fee p	rocessing)		Compute	r Program (Appe	ndix)
 Applicant cla See 37 CFR 	tims small entity stat	us.			nd/or Amino Acid 2, all necessary)	I Sequence Submission
3. 🗷 Specification	[Total P	ages 36]			uter Readable For	rm (CRF)
(preferred arrang	ement set forth below)			b. Specificat	ion Sequence List	ing on:
- Cross Re	ference to Related A	pplications		1. 🖬 (11. 🗖 1	CD-ROM or CD-	R (2 copies; or
	it Regarding Fed spo te to sequence listing					entity of above copies
	puter program listing		٦	ACCOMPANYING APPLICATION PARTS		
	und of the Invention mmary of the Invent		ļ.	9. Assignment Papers (cover sheet & document(s))		
	scription of the Drav			10. \Box 37 CFR 3.73(b) Statement \Box Power of		
	Description			(when t	here is an assigne	e) Attorney
 Claim(s) Abstract 	of the Disclosure			0		ument (if applicable)
4. 🗷 Drawing(s) (35 U.S.C. 113) Figs	. 1-14 [Total Sheets 13]			ation Disclosure ent (IDS)/PTO-14	49 Copies of ID Citations
5. Oath or Declaration [Total Sheets 3]					nary Amendment	
 a Newly executed (original or copy) b. Copy from a prior application (37 CFR 1.63(d)) 					Receipt Postcard	
		vith Box 17 completed)		(Should be specifically itemized) 15. Certified Copy of Priority Document(s)		
	ETION OF INVEN			(if foreign priority is claimed)		
	ed statement attache ed in the prior applic	d deleting inventor(s) ation, see 37 CFR		16. If Other: <u>Notice of Change of Name and</u> Notice of Change of Address		
1.63	(d)(2) and 1.33(b)				Notice of Chang	e of Address
6. Application		CFR 1.76 I, check appropriate box, and s		o vogujajto inform	nation holow and	in a proliminary an order
or in an Application			supply in	e requisite injori	nation below and	in a preliminary amenamen
Continuation		Continuation-in-part (CIP)				18 filed Juy 27, 1999 whic
		0/046,685, filed March 24, 199	<u>8 now U</u>			
Prior application info		Examiner <u>D. Nguyen</u>	-			2871
		PPS only: The entire disclosure of of the accompanying continuation				
incorporation <u>can only</u>	be relied upon when a	portion has been inadvertently	omitted fi	rom the submitted	application parts.	
		18. CORRESPON	DENCE	ADDRESS		
Customer Number	or Bar Code Label	22204 (Insert Customer No. or Attach l	bar code l	abel here)	or 🗆 Correst	oondence address below
Name	Eric J. Robinson					
Address	NIXON PEABO	DY LLP Drive, Suite 800				
City	McLean		VA		Zıp Code	22102
Country	United States		(703) 790	0-9110	Fax	(703) 883-0370
	D 1 1 D 1	n Registration	No. (Atte	orney/Agent)		38,285
Name (Print/Type)	Eric J. Robinson					
Name (Print/Type) Signature	Eric J. Rodinsoi		<u>`</u>		Date	12/12/00

1 Ac

Burden Hour Statement. this form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

1	
---	--

ol number

Under the Paperwork Reduction Act of		1. 11	tion unloss it displays a	walid OMB contro
The day she Demonstrate Reduction Act of	1005 no persons are required to res	spond to a collection of informa-	uon unless it displays a	I valid Olvid contact

Under the Paperwork Reduction Act of 1995, no person	is are required to respond to a col	Complete if Known			
τττ το ανενατττατ	Application Number	Not Yet Assigned			
FEE TRANSMITTAL	Filing Date	December 12., 2000			
FOR FY 2001	First Named Inventor	Yoshiharu HIRAKATA et al			
	Examiner Name	D. Nguyen			
Patent fees are subject to annual revision.	Group Art Unit	2871			
	Attorney Docket No.	0756-2237			
TOTAL AMOUNT OF PAYMENT (\$) 1400.00					
METHOD OF PAYMENT	3. ADDITIONAL FEES	FEE CALCULATION (continued)			
1. The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to.	3. ADDITIONAL FEES Large Entity Small Entity				
Deposit 19-2380	Fee Fee Fee Fee Code (\$) Code (\$)	Fee Description Fee Paid			
Account Number		Surcharge – late filing fee or oath			
Deposit NIXON PEABODY LLP		Surcharge – late provisional filing fee or cover			
Account 8180 Greensboro Drive Suite 800 Name Mclean, Va. 22102		sheet			
Charge Any Additional Fee Required		Non-English transaction For filing a request for <i>ex parte</i> reexamination			
Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17	112 920* 112 920*	Requesting publication of SIR prior to Examiner			
Applicant claims small entity status.	113 1,840* 1131,840*	action Requesting publication of SIR after Examiner			
See 37 CFR 1.27	115 110 215 55	action Extension for reply within first month			
2. Z Payment Enclosed:	116 390 216 195	Extension for reply within second month			
Check Credit Card Money Other Order	117 890 217 445	Extension for reply within third month			
FEE CALCULATION	118 1,390 218 695	Extension for reply within fourth month			
1. BASIC FILING FEE Large Entity Small Entity	128 1,890 228 945 119 310 219 155	Extension for reply within fifth month Notice of Appeal			
Fee Fee Fee Fee Description	120 310 220 155	Filing a brief in support of an appeal			
Code (\$) Code (\$) Fee Paid code 310 265 Divisional Filing fee \$710.00	121 270 221 135	Request for oral hearing			
101 710 201 355 Divisional Fling fee 5710.00 106 320 206 160 Design filing fee	138 1,510 138 1,510	Petition to institute a public use proceeding			
107 490 207 245 Plant filing fee	140 110 240 55	Petition to revive – unavoidable			
108 710 208 355 Reissue filing fee	141 1,240 241 620	Petition to revive – unintentional			
114 150 214 75 Provisional filing fee	142 1,240 242 620 143 440 243 220	Utility issue fee (or reissue) Design issue fee			
SUBTOTAL (1) (\$) 710.00	143 440 243 220 144 600 244 300	Plant issue fee			
2, EXTRA CLAIM FEES	122 130 122 130	Petitions to the Commissioner			
Extra Claims below Fee Paid	123 50 123 50	Petitions related to provisional applications			
Total Claims 30 $-20^{**}=10$ X 18.00 = \$180.00	126 240 126 240	Submission of information Disclosure Stmt			
Independent $\begin{bmatrix} 6 \\ -3^{**} = \\ \end{bmatrix} X \begin{bmatrix} 80.00 \\ = \\ \$240.00 \end{bmatrix}$	581 40 581 40	Recording each patent assignment per property (times number of properties)			
Claims Multiple Dependent 270 00 = \$270 00	146 710 246 355	Filing a submission after final rejection (37 CFR			
Large Entity Small Entity	149 710 249 355				
Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	179 710 249 355	CFR § 1.29(b)) Request for Continued Examination (RCE)			
103 18 203 9 Claims in excess of 20	169 900 169 900	Request for expedited examination of a design application			
102 80 202 40 Independent claims in excess of 3	Other fee (specify)				
104 270 204 135 Multiple dependent claim, if not paid	1	[
109 80 209 40 ** Reissue independent claims over original patent	* Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)				
110 18 210 9 ** Reissue claims in excess of 20 and					
over original patent SUBTOTAL (2) (\$) \$690.00					
**or number previously paid, if greater, For Reissues, see above		Complete (if applicable)			
SUBMITTED BY Eric J. Robinson		8,285 Telephone (703) 790-9110			
Name (Print/Type)	(Attorney/Agent)	Date			
Signature 2	~	Dat 12/12/04			

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231. NVA139273.1

Docket No.: 0756-2237

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re **DIVISIONAL** Application of) Yoshiharu HIRAKATA et al) Based On Serial No. 09/361,218) Art Unit: 2871 Which was filed: July 27, 1999) Examiner: D. Nguyen For: CONTACT STRUCTURE)

PRELIMINARY AMENDMENT

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

1

Please amend the subject application as follows:

IN THE SPECIFICATION:

Before the first sentence of the specification, insert --This application is a Divisional of Application Serial No. 09/361,218 filed July 27, 1999; which itself is a Divisional of Serial No. 09/046,685 filed March 24, 1998 now U.S Patent 5,982,471.--

REMARKS

This application has been amended to include the continuing application data thereof.

Examination on the merits is requested.

Respectfully submitted,

-2-

Eric J. Robinson Registration No. 38,285

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110

EJR/sas

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)

In re **Divisional** Application of Yoshiharu HIRAKA et al Based On Serial No.: 09/361,218 Which was filed: July 27, 1999 For: CONTACT STRUCTURE

) Art Unit: 2871
) Examiner: D. Nguyen

INFORMATION DISCLOSURE STATEMENT

Honorable Assistant Commissioner for Patents

Washington, D.C. 20231

Sir:

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, it is requested that the reference listed on the attached Form PTO-1449 be made of record in the above-identified application.

The references listed on the attached Form PTO-1449 were cited in parent application Serial Nos. 09/361,218, 09/046,685.

Respectfully Submittetd,

Eric J. Robinson Registration No. 38,285

Nixon Peabody LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110

ERJ/sas

NVA157161 1

CONTACT STRUCTURE

BACKGROUND OF THE INVENTION

Field of the Invention

5

and the second

____ ___15

12

-

las la

20

25

30

The present invention relates to a contact structure for electrically connecting together conducting lines formed on two opposite substrates, respectively, via conducting spacers and, more particularly, to a contact structure used in common contacts of an electrooptical device such as a liquid crystal display.

10 Description of the Related Art

In recent years, liquid crystal displays have been extensively used in the display portions of mobile intelligent terminals such as mobile computers and portable telephones including PHS (personal handyphone system). Also, active-matrix liquid crystal displays using TFTs as switching elements are well known.

A liquid crystal display comprises two substrates and a liquid crystal material sealed between them. Electrodes are formed on these two substrates to set up electric fields. A desired image or pattern is displayed by controlling the magnitudes of these electric fields. In the active-matrix liquid crystal display, TFTs (thin-film transistors) are formed on one substrate to control the supply of voltage to each pixel electrode. Therefore, this substrate is referred to as the TFT substrate. A counter electrode placed opposite to the pixel electrodes is formed on the other substrate and so it is referred to as the counter substrate.

In the active matrix display, an electric field is produced between each pixel electrode on the TFT substrate and the counter electrode on the counter substrate, thus

- 1 -

providing a display. The potential at each pixel electrode on the TFT substrate is controlled by the TFT and thus is varied. On the other hand, the counter electrode on the counter substrate is clamped at a common potential. For this purpose, the counter electrode is connected with an extractor terminal via a common contact formed on the TFT substrate. This extractor terminal is connected with an external power supply. This connection structure clamps the counter electrode at the common potential.

5

10

(] \]5

-20

hi M

25

30

The structure of the common contact of the prior art active-matrix liquid crystal display is next described briefly by referring to Figs. 12 - 14.

Fig. 12 is a top plan view of a TFT substrate 10. This TFT substrate comprises a substrate 11 having a pixel region 12, a scanning line driver circuit 13, and a signal line driver circuit 14. In the pixel region 12, pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns. The scanning line driver circuit 13 controls the timing at which each TFT is turned on and off. The signal line driver circuit 14 supplies image data to the pixel electrodes. Furthermore, there are extractor terminals 15 to supply electric power and control signals from the outside. The substrate 11 makes connection with the counter electrode at common contact portions 16a - 16d.

Fig. 13 is a cross-sectional view of the pixel region 12 and a common contact portion 16 representing the common contact portions 16a - 16d. A TFT 17 and many other TFTs (not shown) are fabricated in the pixel region 12 on the substrate 11. An interlayer dielectric film 18 is deposited on the TFT 17. A pixel electrode 19 connected with the drain electrode of the TFT 17 is formed on the interlayer dielectric film 18.

- 2 -

A precursor for the source and drain electrodes of the TFT 17 is patterned into internal conducting lines 21 at the common contact portion 16. The interlayer dielectric film 18 is provided with a rectangular opening. A conducting pad 22 is formed in this opening and connected with the internal conducting lines 21. The pixel electrode 19 and the conducting pad 22 are patterned from the same starting film.

Fig. 14 is a top plan view of the known common contact portion 16. A region located inside the conducting pad 22 and indicated by the broken line corresponds to the opening formed in the interlayer dielectric film 18.

As shown in Fig. 13, a counter electrode 24 consisting of a transparent conducting film is formed on the surface of a counter substrate 23. This counter electrode 24 is opposite to the pixel electrodes 19 in the pixel region 12 and to the conducting pad 22 at the common contact portion 16.

Spherical insulating spacers 25 are located in the pixel region 12 to maintain the spacing between the substrates 11 and 23. A spherical conducting spacer 26 is positioned at the common contact portion 16 and electrically connects the counter electrode 24 with the conducting pad 22. The pad 22 is electrically connected with the internal conducting lines 21, which in turn are electrically connected with an extractor terminal 15. This connection structure connects the counter electrode 24 on the counter substrate 23 with the extractor terminal 15 on the substrate 11.

In the prior art liquid crystal display, the interlayer dielectric film 18 is provided with the opening at the common contact portion 16, as shown in Fig. 13. Therefore, the cell gap G_c in the common contact portion is almost equal

- 3 -

10

1

25

to the sum of the cell gap G_P in the pixel region + the film thickness t of the interlayer dielectric film 18.

The cell gap G_P (also known as the cell spacing) in the pixel region 12 is determined by the insulating spacers 25. It is common practice to use standardized spacers as the insulating spacers 25 and so if the spacers 25 have a uniform diameter, the cell gap G_P in the pixel region 12 is substantially uniform among liquid-crystal cells. However, it is difficult to avoid nonuniformity of the cell gap G_c in the common contact portion among liquid-crystal cells.

The cell gap G_c in the common contact portion is constant since the cell gap G_p is constant because of the relation described above. Therefore, the cell gap G_c in the common contact portion depends only on the film thickness t of the interlayer dielectric film 18. Consequently, to make the cell gap G_c uniform among liquid-crystal cells, it is necessary that the film thickness t of this interlayer dielectric film 18 be uniform among cells. However, this is impossible to circumvent.

Normally, the common contact portions of the liquid crystal display are 2 to 4 in number. The film thickness t of the interlayer dielectric film 18 may differ from location to location on the same substrate. In this case, the film thickness t may differ among different common contacts even on the same substrate.

Because of the aforementioned nonuniformity of the thickness t of the interlayer dielectric film 18, the cell gap G_c in the common contact portion differs among different cells or different common contacts. Furthermore, the nonuniformity of the cell gap G_c results in the cell gap G_p in the pixel region to be nonuniform.

30

25

5

10

[]]

14**. j**

las b

C)

67

20

The cell gap G_P in the pixel region is affected more by the nonuniformity of the cell gap G_c in the common contact portion as the area of the pixel region 12 becomes narrower than the area of the common contact portion. Especially, in the case of a projection display as used in a projector, the problem of above-described nonuniformity of the cell gap G_P in the pixel region becomes conspicuous, because it is a quite accurate small-sized display of about 1 to 2 inches.

5

10

C

Ш

١.,

ار الا الا

----||]20

25

30

4) ~j15 1 .

A standardized spacer is also used as the conducting spacer 26. The diameter of this conducting spacer 26 is determined by the diameter of the insulating spacers 25 in the pixel region 12 and by the design thickness of the interlayer dielectric film 18. Where the thickness of the interlayer dielectric film 18 is much larger than the designed value, the cell gap G_c in the common contact portion becomes very large. This makes it impossible to connect the counter electrode with the conducting pad well by the conducting spacer 26. In consequence, the counter electrode cannot be clamped at the common potential. As a result, a display cannot be provided.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a contact structure which is free of the foregoing problems, provides less nonuniform cell gap among different cells if the thickness of the interlayer dielectric film is nonuniform across the cell or among different cells, and reduces poor electrical contacts which would normally be caused by conducting spacers.

This object is achieved in accordance with the teachings of the invention by a contact structure for connecting a conducting film formed on a first substrate

- 5 -

with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film by selectively leaving the dielectric film; a second conducting film covering the dielectric film left and the openings; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the The second conducting film, the conducting openings. spacers, and the third conducting film are connected in turn on the dielectric film left. The conducting spacers maintain the cell gap between the first and second substrates.

One embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film; an insulator deposited on only portions of the first conducting film exposed through the openings; a second conducting film covering the openings; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates and connecting the second and

-б-

10

____ ...]15

Ń.

ч. <u>ј</u>

10

....

25

30

third conducting films. The second conducting film is connected with the first conducting film through the openings extending through the insulator. The second conducting film, the conducting spacers, and the third conducting film are connected in turn through the openings extending through the insulator. The conducting spacers maintain the cell gap between the first and second substrates.

5

10

_____5

11

2

25

30

Another embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate of an electrooptical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereover, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film by selectively leaving the interlayer dielectric film; a second conducting film defining the counter electrode formed on the second substrate; a third conducting film covering the interlayer dielectric film left and the openings; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the openings. The third conducting film and the pixel electrodes are formed from a common starting film. The second conducting film, the conducting spacers, and the third conducting film are connected in turn on the dielectric film left. The conducting spacers maintain the spacing between the first and second

- 7 -

substrates.

5

10

1 1 5

ur u a tean a

Ň

1

ar la

C

25

A further embodiment of the invention resides in a contact structure for connecting a first conducting film formed over a first substrate of an electrooptical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereon, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film; an insulator formed on selected portions of the surface of the first conducting film extending through the openings; a second conducting film covering the openings; a third conducting film defining the counter electrode formed on the second substrate; conducting spacers held between the first and second substrates and connecting the second and third conducting films. The pixel electrodes and the second conducting film are formed from a common starting film. The second conducting film is connected with the first conducting film through the openings extending through the insulator. The second conducting film, the conducting spacers, and the third conducting film are connected in turn on the insulator formed in the openings. The conducting spacers maintain the cell gap between the first and second substrates.

30

A still other embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first

- 8 -

and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film and exposing parts of the first conducting film; a second conducting film covering the openings; a third conducting film formed over the second substrate; a fourth conducting film formed between the second substrate and the third conducting film and in contact with the third conducting film; and conducting spacers held between the first and The first conducting film, the second second substrates. conducting film, the conducting spacers, the third conducting film, and the fourth conducting films are connected in turn through the openings. The spacers maintain the cell gap between the first and second substrates.

5

10

() () \]15

Ы

18 |--- 14

11

0

25

20

Other objects and features of the invention will appear in the course of the description thereof, which follows.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a fragmentary cross-sectional view of a common contact portion in accordance with the present -- invention;

Figs. 2A and 2B are top plan views of the common contact portion shown in Fig. 1;

Fig. 3 is a top plan view of the TFT substrate of a liquid crystal display in accordance with Example 1 of the invention;

Fig. 4 is a top plan view of the counter substrate of the liquid crystal display in accordance with Example 1;

Figs. 5A - 5G are cross-sectional views illustrating a 30 process sequence for fabricating the TFT substrate shown in Fig. 3;

- 9 -

Fig. 6 is a fragmentary cross-sectional view of a pixel region and a common contact portion of the liquid crystal display in accordance with Example 1;

Fig. 7 is a cross-sectional view similar to Fig. 6, but illustrating Example 2 of the invention;

Fig. 8 is a cross-sectional view similar to Fig. 6, but illustrating Example 3 of the invention;

Fig. 9 is an enlarged cross-sectional view of the common contact portion shown in Fig. 7;

Fig. 10 is an enlarged cross-sectional view of the common contact portion shown in Fig. 8;

Fig. 11 is a top plan view of the common contact portion shown in Fig. 8;

Fig. 12 is a top plan view of the TFT substrate of the prior art liquid crystal display;

Fig. 13 is a cross-sectional view of a pixel region and a common contact portion on the TFT substrate shown in Fig. 12; and

Fig. 14 is a top plan view of the common contact portion shown in Fig. 13.

DETAILED DESCRIPTION OF THE INVENTION

EMBODIMENT 1

The present embodiment of this invention is described by referring to Figs. 1, 2A and 2B. Fig. 1 is a fragmentary cross-sectional view of a common contact portion of a liquid crystal display in accordance with the present embodiment. Figs. 2A and 2B are top plan views of the TFT substrate of the liquid crystal display. The structure of a region 120 shown in Fig. 2A is depicted in the enlarged cross section of Fig. 1.

. 30

As shown in Fig. 13, in the prior art structure, the

- 10 -

Exhibit 1002, page 15

10

5

15¹

[]

spacers in the pixel region 12 are located over the interlayer insulating film 18 via the pixel electrode 19. However, the interlayer dielectric film 18 does not exist under the conducting pad 22 at the common contact portion 16. Hence, the cell gap G_c in the common contact portion depends on the thickness of the interlayer dielectric film 18.

Accordingly, in the present embodiment, an insulator, or a dielectric, is inserted under the conducting pad in the common contact portion. Conducting spacers are placed on top of the dielectric, so that the cell gap G_c in the contact portion does not depend on the thickness of the interlayer dielectric film 18. In the present embodiment, openings are formed, selectively leaving the interlayer dielectric film 18.

In the present embodiment, as shown in Fig. 1, a first conducting film 103 is formed on a first substrate 101. A dielectric film 104 is deposited on the first conducting film 103. The dielectric film 104 is selectively left to form openings 111 that expose parts of the first conducting film 103. A second conducting film 105 is formed so as to cover the left parts of the dielectric film, 104a, and the openings 111.

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are sandwiched between the first substrate 101 and the second substrate 102.

In the prior art opening 110 shown in Fig. 2A, the dielectric film 104 has been fully removed. In the present embodiment, the dielectric film 104 is selectively left to form the dielectric film portions 104a and the openings 111. The openings 111 expose parts of the first conducting film

- 11 -

15

5

30

The first conducting film 103 is connected with the 103. second conducting film 105 at these openings 111.

On the first substrate 101, the left dielectric film 104a is closest to the second substrate 102; therefore, on the left dielectric film 104a, the second conducting film 105 formed on the first substrate electrically connects with the third conducting film 106 formed on the second conducting film 102 through the conducting spacer 107, as shown in Fig. 1.

In region 110, the left dielectric film 104a is closest to the second substrate; therefore, the conducting spacers 107 electrically connecting the second conducting film 105 with the third conducting film 106 maintain the gap G between the substrates. Consequently, this gap G is dependent only on the size of the conducting spacers 107. Therefore, where the conducting spacers 107 are uniform among liquid-crystal cells, the gap G can be made uniform among cells, even if the thickness t of the dielectric film 104 differs among cells.

In the present embodiment, it is desired that the area of each opening 111 be sufficiently larger than the area occupied by each conducting spacer and offer space so that the conducting spacers can move freely, because the spacers 107 existing in the openings 111 do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

Also in the present embodiment, it is desirable that the area of the surface of each left dielectric film portion 104a be sufficiently larger than the area occupied by each conducting spacer 107, assuring arrangement of the

- 12 -

10

0

5

conducting spacers 107. If the spacers 107 are not positioned over the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the gap will not be maintained.

The openings 111 are formed as shown in Fig. 2A in the present embodiment. The relation between the left dielectric film 104a and each opening 111 may be reversed as shown in Fig. 2B. It is that noted Fig. 1 is an enlarged view of the region 120 indicated by the broken line in Fig. 2B.

EMBODIMENT 2

5

10

N

`...]

١.,

20

12 |--- 12

25

30

The present embodiment is described by referring to Figs. 1 and 2A. Fig. 1 is a cross-sectional view of a common contact portion of the liquid crystal display in accordance with the present embodiment. Fig. 2A is a top plan view of the TFT substrate of the liquid crystal display. Fig. 1 is an enlarged cross-sectional view of the region 120 indicated by the broken line in Fig. 2A.

A dielectric is inserted under a conducting pad in the common contact portion, in the same manner as in Embodiment 1. Conducting spacers are positioned on the dielectric. Thus, the cell gap G_c in the common contact portion does not depend on the thickness of the interlayer dielectric film 18. The present embodiment is characterized in that the dielectric film 18 is selectively left to form openings.

In particular, in the present embodiment, the dielectric layer is formed underneath the conducting pad 22. The conducting spacers are positioned on the dielectric. Consequently, the cell gap G_c in the common contact portion is not dependent on the thickness of the interlayer

- 13 -

Exhibit 1002, page 18

dielectric film 18.

Referring to Fig. 1, a first conducting film 103 is formed on top of a first substrate 101. A dielectric film 104 covers the first conducting film 103. The dielectric film 104 is provided with openings 111 to selectively expose the surface of the first conducting film 103. The exposed portions of the dielectric 104 are indicated by 104a. A second conducting film 105 is formed to cover the openings 111.

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are located between the first substrate 101 and the second substrate 102.

Fig. 2A is a top plan view of the TFT substrate, and in which the second conducting film 105 is not yet deposited. In Fig. 2A, the region 110 indicated by the broken line corresponds to the opening for the common contact formed in the interlayer dielectric film 18 of the prior art structure. A dielectric 104a is selectively deposited to leave portions of the first conducting film 103 to be exposed.

The first conducting film 103 is exposed at locations where the dielectric 104a is not deposited. The exposed portions of the first conducting film 103 are connected with the overlying second conducting film 105.

On the first substrate 101, the dielectric 104a is closest to the second substrate. As shown in Fig. 1, on the dielectric 104a, conducting spacers 107 electrically connect the second conducting film 105 on the first substrate 101 with the third conducting film 106 on the second substrate 102.

30

5

10

||| |||15

11

las la

1

25

The dielectric 104a is closest to the second substrate 102. Therefore, the conducting spacers 107 electrically

- 14 -

t substrate 101 and the second . 2A is a top plan view of the connecting the second conducting film 105 with the third conducting film 106 hold the cell gap G. In consequence, the gap G is dependent only on the size of the conducting spacers 107. Where the spacers 107 are uniform in size, the cell gap G can be rendered uniform among liquid-crystal cells even if the thickness t of the dielectric film 104 differs among cells.

In the present embodiment, the area of each portion not covered with the dielectric 104a is preferably sufficiently wider than the area occupied by one conducting spacer 107 and permits the conducting spacers 107 to move freely, because the spacers 107 existing in the regions where the dielectric 104a is not present do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

Also in the present embodiment, it is desirable that the area of each portion of the dielectric film 104a be sufficiently larger than the area occupied by one conducting spacer 107 and that the conducting spacers 107 be arranged with certainty. If the spacers 107 are not positioned on the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the cell spacing will not be maintained.

In this embodiment, the dielectric 104a is deposited as shown in Fig. 2A. The relation between the regions where the dielectric 104a is deposited and each region where the first conducting film 103 is exposed may be reversed as shown in Fig. 2B.

- 15 -

30

5

10

C.)

15

`.] _20

10

N)

EXAMPLE 1

In this example, the present invention is applied to a common contact portion of a reflection-type liquid crystal display. Fig. 3 is a top plan view of the TFT substrate of this liquid crystal display. Fig. 4 is a top plan view of the counter substrate of the liquid crystal display.

Referring to Fig. 3, the TFT substrate 200 comprises a substrate 201 having a pixel region 202, a scanning line driver circuit 203, and a signal line driver circuit 204. Pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns in the pixel region 202. The scanning line driver circuit 203 controls the timing at which each TFT is turned on and off. The signal line driver circuit 204 supplies image data to the pixel electrodes. Extractor terminals 205 are also provided to supply electric power and control signals from the outside. Common contact portions 206a - 206d form junctions with the counter electrode.

As shown in Fig. 4, the counter substrate 250 comprises a substrate on which a counter electrode 252 consisting of a transparent conducting film is deposited. A central rectangular region 253 is opposite to the pixel region 202 of the TFT substrate 200. Four corner regions 254a - 254d are electrically connected with the contact portions 206a -206d, respectively, of the TFT substrate 200.

As shown in Fig. 3, conducting pads are formed in the common contact portions 206a - 206d, respectively, of the TFT substrate 200. These conducting pads are electrically connected together by internal conducting lines 207a - 207c. The internal lines 207a and 207b extend to the extractor terminals 205 and are electrically connected with common terminals 205a and 205b, respectively.

- 16 -

10

C)

5

25

A process sequence for manufacturing the pixel region 202 and the common contact portion 206a - 206d on the TFT substrate is next described by referring to Figs. 5A - 5G.

First, the substrate 201 having an insulating surface was prepared. In the present example, a silicon oxide film was formed as a buffer film on the glass substrate. An active layer 302 consisting of a crystalline silicon film was formed over the substrate 201. Although only one TFT is shown, millions of TFTs are built in the pixel region 202 in practice.

In the present example, an amorphous silicon film was thermally crystallized to obtain the crystalline silicon film. This crystalline silicon film was patterned by an ordinary photolithographic step to obtain the active layer 302. In this example, a catalytic element such as nickel for promoting the crystallization was added during the crystallization. This technology is described in detail in Japanese Unexamined Patent Publication No.7-130652.

Then, a silicon oxide film 303 having a thickness of 150 nm was formed. An aluminum film (not shown) containing 0.2% by weight of scandium was deposited on the silicon oxide film 303. The aluminum film was patterned, using a resist mask 304, into an island pattern 305 from which gate electrodes will be formed (Fig. 5A).

The present example made use of the anodization technique described in Japanese Unexamined Patent Publication No. 7-135318. For further information, refer to this publication.

First, the island pattern 305 was anodized within a 3% aqueous solution of oxalic acid while leaving the resist mask 304 on the island pattern 305, the mask 304 having been used for the patterning step. At this time, an electrical

- 17 -

10

5

25

current of 2 to 3 mV was passed, using a platinum electrode as a cathode. The voltage was increased up to 8 V. Since the resist mask 304 was left on the top surface, porous anodic oxide film 306 was formed on the side surfaces of the island pattern 305 (Fig. 5B).

After removing the resist mask 304, anodization was carried out within a solution prepared by neutralizing a 3% aqueous solution of tartaric acid with aqueous ammonia. At this time, the electrical current was set to 5 - 6 mV. The voltage was increased up to 100 V. In this way, a dense anodic oxide film 307 was formed.

The above-described anodic oxidation step defined the unoxidized island pattern 305 into gate electrodes 308. Internal connecting lines 207c interconnecting the common contact portions 206c and 206d were created from the aluminum film described above simultaneously with the gate electrodes 308.

Then, using the gate electrodes 308 and surrounding anodic oxide film 306, 307 as a mask, the silicon oxide film 303 was etched into a gate insulating film 309. This etching step relied on dry etching using CF_4 gas (Fig. 5C).

After the formation of the gate insulating film 309, the porous anodic oxide film 307 was removed by wet etching using Al mixed acid.

Thereafter, impurity ions for imparting one conductivity type were implanted by ion implantation or plasma doping. Where N-type TFTs are placed in the pixel region, P (phosphorus) ions may be implanted. Where P-type TFTs are placed, B (boron) ions may be implanted.

30

5

10

Ľ. J

`.]

15

11

las la

25

.∥] ∧,**1**.5

> In the present example, the above-described process for implanting the impurity ions was carried out twice by ion implantation. The first step was performed under a high

> > - 18 -

accelerating voltage of 80 keV. The system was so adjusted that the peak of the impurity ions was brought under the ends (protruding portions) of the gate insulating film 309. The second step was effected under a low accelerating voltage of 5 keV. The accelerating voltage was adjusted so that the impurity ions were not implanted under the ends (protruding portions) of the gate insulating film 309.

In this way, a source region 310, a drain region 311, lightly doped regions 312, 313, and a channel region 314 for the TFT were formed. The lightly doped region 313 on the side of the drain region 311 is also referred to as the LDD region (Fig. 5D).

At this time, it is preferable to implant the impurity ions to such a dosage that the source and drain regions 310 and 311, respectively, exhibit a sheet resistance of 300 to 500 Ω/\Box . In addition, it is necessary to optimize the lightly doped regions 312 and 313 according to the performance of the TFT. After the impurity ion implantation step, a thermal treatment was carried out to activate the impurity ions.

Then, a 1 μ m-thick-silicon oxide film was formed as a first interlayer dielectric film 315. The thickness of the interlayer dielectric film 315 was set to 1 μ m to flatten the surface of the first interlayer dielectric film 315 as much as possible. This could mitigate the protrusions due to the gate electrodes 308.

The first interlayer dielectric film 315 may be made of silicon nitride or silicon oxynitride, as well as silicon oxide. Alternatively, the first interlayer dielectric film 315 may be a multilayer film of these materials.

Contact holes for gaining access to the source and drain regions 310 and 311, respectively, were created in the

- 19 -

10

1) 15

of the first first

۰. j

20

ar b

5

25

first interlayer dielectric film 315. Contact holes for allowing access to the internal conducting lines 207c were formed in the common contact portions 206c and 206d. Then, a conducting film forming a precursor for source and drain electrodes 316 and 317, respectively, and for internal conducting lines 318 was deposited.

In this example, the conducting film was created from a multilayer film of titanium (Ti), aluminum (Al), and titanium (Ti) by sputtering. Each of the titanium layers was 100 nm thick, while the aluminum layer was 300 nm thick. This multilayer film was patterned to form a source electrode 316, a drain electrode 317, and internal conducting lines 318 (Fig. 5E).

The internal conducting lines 318 shown Fig. 5E correspond to the internal conducting lines 207a and 207b shown in Fig. 3. These conducting lines 207a and 207b were connected with internal conducting lines 207c at the common contact portions 206c and 206d. The internal conducting lines 207c and the gate electrode 308 were created by the same processing steps.

Subsequently, an organic resinous film was formed as a second interlayer dielectric film 319 to a thickness of 1 to 2 μ m. Polyimide, polyamide, polyimidamide, acrylic resin, or other material may be used as the material of the organic resinous film. The organic resinous material acts to planarize the surface of the second interlayer dielectric film 319. This is important to make the cell gap uniform. In the present example, polyimide was deposited as the second interlayer dielectric film 319 to a thickness of 1 μ m.

30

5

10

_____15

~

20

111

be le

25

Then, contact holes 320 and 321 were formed in the second interlayer dielectric film 319 to have access to the

- 20 -

drain electrode 317 and to the internal conducting lines 318, respectively. The contact holes 321 for the internal conducting lines 318 were formed in the openings 111 shown in Fig. 2A. That is, rectangular holes measuring 100 μ m x 100 μ m were arranged in 5 rows and 5 columns within the rectangular region 110 measuring 1.1 mm x 1.1 mm. These holes were spaced 100 μ m from each other. Moreover, contact holes for connecting the internal conducting lines 318 (207a and 207b) with the common terminals 205a and 205b at the extractor terminals 205 were formed.

÷ 1.

As described later, the size of each hole was set to 100 μ m x 100 μ m to set the diameter of the conducting spacers to 3.5 μ m in this example. This provides sufficient space so that the conductive spacer located at this position can move. Hence, the conducting spacers are prevented from being stacked on top of each other.

The area of the left portions of the interlayer dielectric film 319 in the common contact portions is large enough to permit the conducting spacers to move. This assures that the conducting spacers are arranged in these regions. Consequently, the conducting spacers positioned in these regions can maintain the cell gap and make electrical connections reliably.

A thin metal film which would later be made into pixel electrodes 322 and a conducting pad 323 were formed to a thickness of 100 to 400 nm. In the present example, the thin metal film was made of an aluminum film containing 1 wt % titanium and deposited to a thickness of 300 nm by sputtering. Then, the thin metal film was patterned to form the pixel electrodes 322 and the conducting pad 323. This pad 323 measured 1.1 mm x 1.1 mm, was rectangular, and covered the contact holes 321. The extractor terminals 205

- 21 -

15

and the second second

111

in k

25

30

were also patterned. Thus, the TFT substrate was completed (Fig. 5G).

Referring to Fig. 6, the counter substrate 250 comprised a transparent plate 251 on which the counter electrode 252 was formed from an ITO film. A glass or quartz substrate can be used as the substrate 251.

Then, the TFT substrate 200 and the counter substrate 250 were bonded together. This bonding step may be a well-known cell assembly method.

First, a sealing material was applied to one of the TFT substrate 200 and the counter substrate 250. In this example, the sealing material was applied to the counter substrate 250. A UV-curable and thermosetting resin was used as the sealing material. This sealing material was applied around the substrate along straight lines except for the liquid crystal injection port by a sealant dispenser. A sealing material to which 3.0 wt % spherical conducting spacers 401 were added was applied to regions 254a - 254d shown in Fig. 4. The sealing material to which the conducting spacers were added functioned as an anisotropic conducting film.

Generally, the conducting spacers 401 consist of resinous spheres coated with a conducting film. In the present example, the conducting spacers 401 were coated with gold (Au). The diameter of the conducting spacers 401 may be larger than the cell gap by about 0.2 to 1 μ m. In this example, the conducting spacers 401 had a diameter of 3.5 μ m to set the cell gap to 3 μ m. After applying the sealing material, it was temporarily baked.

30

5

10

15

ur a him a

11

les la

2

25

Thereafter, spacers 402 were dispersed onto one of the TFT substrate 200 and the counter substrate 250 to maintain the cell gap. In this example, the spacers 402 were applied

- 22 -

to the counter substrate 250. To set the cell gap to 3 $\mu\text{m},$ spherical spacers of a polymeric material were used as the spacers 402.

Then, the TFT substrate 200 and the counter substrate 250 were held opposite to each other, and they were pressed against each other until the cell gap in the pixel region was decreased to the diameter of the spacers 402. Under the pressed state, UV light was directed at this assembly for more than 10 seconds to cure the sealing material. The cell gap was fixed. Then, the assembly was heated under pressure, thus enhancing the adhesive strength.

Subsequently, a liquid crystal material was injected, and the entrance hole was sealed off, thus completing the cell assembly process. As shown in Fig. 6, the counter electrode 252 on the counter substrate 250 was electrically connected with the conducting pad 323 on the TFT substrate 200 by the conducting spacer 401. On the TFT substrate, the conducting pad 323 connected the internal conducting lines 318 with the common terminals. This connection structure permitted the counter electrode 252 on the counter substrate 250 to be connected with an external power supply via the conducting lines on the TFT substrate. Fig. 1 is an enlarged view of the common contact portion of Fig. 6.

In the present example, to set the cell gap to 3 μ m, the spacers 402 applied to the pixel region had a diameter of 3 μ m. The diameter of the conducting spacers 401 was 3.5 μ m. Setting the diameter of the conducting spacers greater than the diameter of the spacers 402 (i.e., the cell gap) made reliable the connection between the counter electrode 252 and the conducting pad 318. When the two plates were being clamped together to bond them together, the conducting spacers 401 were crushed because they were larger in

- 23 -

10

5

-20

11

ar b

5

25

diameter than the cell gap. This increased the areas of the portions in contact with the counter electrode 252 and with the conducting pad 318, respectively. Hence, the electrical connection was rendered more reliable. Furthermore, the cell gap could be maintained at the same dimension as in the pixel region.

£

In this example, the internal conducting lines 318 were made of the precursor for the source and drain electrodes 316 and 317, respectively. It is only necessary for the internal conducting lines 318 to be under the pixel electrodes 322. For instance, where a black matrix consisting of a conducting film of titanium or the like is formed inside the second interlayer dielectric film 315, the internal conducting lines 318 can be formed from this conducting film.

In the present example, it is important to flatten the surface of the second interlayer dielectric film 319 on which the pixel electrodes 322 are formed in order to make uniform the cell gap. Also, the flatness of the surface of the first interlayer dielectric film 315 where the internal conducting lines 318 are formed is important.

Methods of obtaining an interlayer dielectric film having a flat surface include a method of increasing the thickness of the interlayer dielectric film, a leveling method using an organic resinous film, a mechanical polishing method; and etch-back techniques. The present example made use of the method of increasing the film thickness to planarize the first interlayer dielectric film 315. Also, the method of relying on leveling using an organic resinous film was used to flatten the first interlayer dielectric film 315. Other methods may also be employed for the same purpose.

10

() \|] \,]15

5

In a liquid crystal display in accordance with the present example, a dichroic dye may be dispersed in the liquid crystal layer. Orientation films may be deposited on the TFT substrate and on the counter substrate. Color filters may be formed on the counter substrate. The practitioner may appropriately determine the kind of the liquid crystal layer, the presence or absence of the orientation films and the color filters according to the driving method, the kind of the liquid crystal, and other factors.

For instance, where the color filters are mounted on the counter substrate 250, the color filters are not formed at the common contact portions and so steps are formed between the pixel region and the common contact portions on the counter substrate. To compensate for these steps, it is necessary to make the diameter of the conducting spacers larger by an amount almost equal to the thickness of the color filter.

In the present example, the liquid crystal display is of the reflection type. A transmissive liquid crystal display may also be fabricated. In this case, the precursor for the pixel electrode and for the conducting pad may be made of a transparent ITO film or the like.

In the example described above, the transistor is a coplanar TFT that is a typical top-gate TFT. It may also be a bottom-gate TFT. In addition, thin-film diodes, metal-insulator-metal (MIM) devices, metal-oxide varistors, and other devices can be used, as well as the TFTs.

EXAMPLE 2

30

5

10

1) 15

⊨₌20

12

les la

1

25

The present example is a modification of the common contact portions of Example 1. Fig. 7 is a fragmentary

- 25 -

1 (1 ⁻ 1)

5

10

____ ___15

. .

 \mathbb{N}

ee is

M/

25

cross-sectional view of an active-matrix display in accordance with the present example. The configuration of a TFT substrate shown in Fig. 7 is the same as the configuration shown in Fig. 6, and some reference numerals are omitted. Like components are indicated by like reference numerals in both Figs. 6 and 7. Fig. 9 is an enlarged view of the common contact portion shown in Fig. 7.

In Example 1 shown in Fig. 6, the counter electrode 252 consists of an ITO film that is a transparent conducting film. Therefore, the counter electrode 252 and the conducting spacers 401 are larger in electrical resistance than metal films. The present example is intended to reduce this electrical resistance.

Accordingly, the resistance value between the counter electrode 252 and the conducting spacers 401 can be lowered by forming a metallization layer on the counter substrate 250 and patterning the metallization layer into conducting pads, or conducting film, 501 at the common contact portions 254a - 254d. Importantly, the conducting film forming the conducting pads 501 is lower in electrical resistance than the conducting film forming the counter electrode 252.

Where the black matrix on the counter substrate is formed from a conducting film as consisting of chromium, the connecting pads 501 can be formed from this conducting film. When the conducting film is patterned to form the black matrix, the connecting pad 501 may be created.

EXAMPLE 3

30

The present example is a modification of Example 2. Fig. 8 is a fragmentary cross-sectional view of an activematrix display in accordance with the present example. The TFT substrate shown in Fig. 8 is identical in structure with

- 26 -

that shown in Fig. 6, and some reference numerals are omitted in Fig. 8. It is noted like components are denoted by like reference numerals in both Figs. 6 and 8. Fig. 10 is an enlarged view of the common contact portion of Fig. 8.

In Example 1, both counter substrate 251 and counter electrode 252 are transparent to light and so the distribution of the conducting spacers 401 on the common contact portions can be visually observed from the side of the counter substrate 250 after both substrates have been bonded together. In Example 2, however, the connecting pad 501 consisting of metallization layer is formed and, therefore, the distribution of the conducting spacers 401 cannot be visually checked.

The present example is intended to permit one to visually observe the distribution of the conducting spacers 401 while a connecting pad is provided to lower the resistance value. For this purpose, the connecting pad, 601, is provided with openings formed at selected locations. One can observe the conducting spacers 401 through these openings.

Fig. 11 is a top plan view of the contact portions according to the present example, taken from the side of the counter substrate. Fig. 10 is a cross-sectional view of the common contact portion in a region 600 surrounded by the broken line. As shown in Fig. 11, the conducting pad 601 is formed with openings 602. In each opening 602, there exist only the counter substrate 251 and the counter electrode 252, both of which have transparency. Hence, the distribution of the conducting spacers 401 can be observed through the openings 602.

30

5

10

____15

A THE REAL PROPERTY.

20

Π)

a 3

25

To maintain the cell gap, the openings 602 should be formed opposite to the contact holes 321 formed in the

- 27 -

· · · · · ·

second interlayer dielectric film of the TFT substrate. At these locations, the conducting spacers 401 are not in contact with the counter electrode. The area of each opening 602 should be slightly larger than the area of each contact holes 321 formed in the second interlayer dielectric film, i.e., about several to thirty percent greater. The number of the openings 602, their arrangement, and their shape are not limited to the example of Fig. 11. Rather, one can arbitrarily set these geometrical factors.

Setting each opening 602 in the connecting pad 601 slightly larger than each contact holes 321 makes it possible to visually check the conducting pad 602 on the second interlayer dielectric film 319, which contributes to electrical connection.

In Examples 2 and 3, the cell gap in the common contact portions is made uniform. At the same time, the contact resistances of the conducting spacers 401 and of the counter electrode 252 are decreased. If the main purpose is to lower these resistance values, the common contact portions on the TFT substrate may have the prior art structure as shown in Fig. 13. In this case, any of the connecting pads 501 and 601 described in Examples 2 and 3, respectively, maybe formed between the substrate 23 and the counter electrode 24 at the common contact portions 16 shown in Fig. 13.

In Examples 1 - 3 described above, the present invention is applied to active-matrix liquid crystal displays. The contact structure in accordance with the present invention is applicable to any apparatus having a contact structure for electrically connecting conductors formed on one substrate with conducting conductors formed on the other opposite substrate via conducting spacers. For example, the novel contact structure can connect ICs built

- 28 -

5

10

30

on different silicon wafers.

The common contact structure in accordance with the present invention can eliminate variations of the cell gap among liquid-crystal cells even if the film thickness varies among interlayer dielectric films. Also, poor contacts due to conducting spacers can be reduced.

1.

In particular, in accordance with the present invention, the cell gap depends only on the size of conducting spacers. Therefore, where the conducting spacers are uniform in size, the cell gap between opposite substrates or plates can be made uniform among different liquid-crystal cells, if the thickness of a dielectric film electrically insulating the first and second conducting films is different among different liquid-crystal cells.

5

1. An active matrix display device comprising:

a first substrate:

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provide on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film ins aid openings;

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

2. An active matrix display device according to claim 1, wherein each of said conductive spacers is a sphere coated with gold.

3. An active matrix display device according to claim 1, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

4. An active matrix display device according to claim 1, wherein siad active matrix display device further comprises a fourth conductive film between said third conductive film and second conductive film.

5. An active matrix display device according to claim 1, wherein said active matrix display device is a liquid crystal display device.

· · ·

÷

6. An active matrix display device comprising:

a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provided on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said openings,

wherein said conductive spacers are dispersed into a sealing material,

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

7. An active matrix display device according to claim 6, wherein each of said conductive spacers is a sphere coated with gold.

8. An active matrix display device according to claim 6, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

9. An active matrix display device according to claim 6, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

10. An active matrix display device according to claim 6, wherein said active matrix display device is a liquid crystal display device.

11. An active matrix display device comrpising:

. . *

a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provided on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said openings;

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film,

wherein each of said openings occupies an area larger than an area occupied by each of said conductive spacers

12. An active matrix display device according to claim 11, wherein each of said conductive spacers is a sphere coated with gold.

13. An active matrix display device according to claim 11, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

14. An active matrix display device according to claim 11, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

15. An active matrix display device according to claim 11, wherein said active matrix display device is a liquid crystal display device.

16. An active matrix display device comprising:

б. с.). ⁹⁶ Х a first substrate;

a first interlayer insulating film provided over said first substrate:

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film,

said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in contact with both said second conductive film and conductive film.

17. An active matrix display device according to claim 16, wherein each of said conductive spacers is a sphere coated with gold.

18. An active matrix display device according to claim 16, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

19. An active matrix display device according to claim 16, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

20. An active matrix display device according to claim 16, wherein said active matrix display device is a liquid crystal display device.

21. An active matrix display device comprising: a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said conductive film,

said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein said conductive spacers are dispersed into a sealing material,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

22. An active matrix display device according to claim 21, wherein each of said conductive spaces is a sphere coated with gold.

23. An active matrix display device according to claim 21, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

24. An active matrix display device according to claim 21, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

25. An active matrix display device according to claim 21, wherein said active matrix display is a liquid crystal display device.

26. An active matrix display device comprising: a first substrate;

e 1

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening.

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between siad first substrate and said second susbtrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in conatact with both said second conductive film and said third conductive film,

wherein said opening occupies an area larger than an area occupied by each of said conductive spacers.

27. An active matrix display device according to claim 26, wherein each of said conductive spacers is a sphere coated with gold.

28. An active matrix display device according to claim 26, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

29. An active matrix display device according to claim 26, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

30. An active matrix display device according to claim 26, wherein said active matrix display device is a liquid crystal display device.

ABSTRACT OF THE DISCLOSURE

There is disclosed a contact structure for electrically connecting conducting lines formed on a first substrate of an electrooptical device such as a liquid crystal display with conducting lines formed on a second substrate via conducting spacers while assuring a uniform cell gap among different cells if the interlayer dielectric film thickness is nonuniform across the cell or among different cells. А first conducting film and a dielectric film are deposited on the first substrate. Openings are formed in the dielectric film. A second conducting film covers the dielectric film left and the openings. The conducting spacers electrically connect the second conducting film over the first substrate with a third conducting film on the second substrate. The cell gap depends only on the size of the spacers, which maintain the cell gap.

10

5





FIG.1

 γ

FIG.2A


FIG.2B



. 3

× 4. 4

٠, .:




.)

, , , +

.

1

Exhibit 1002, page 43



<u>;</u> ; ;




FIG.7






FIG.8



15

Ľ,

× ... *










FIG.11




 $\frac{1}{2}$

2



1.5

· · · ·



. 3

Unde	r the Paperwork Reduction Act of 1995, no persons are recurred to rea	PTC/S2/105 Abortoved for use through S/C/S8, CM8 (55): Patent and Trademark Office; U.S. DEPARTMENT OF COMME Patent and Information unless it declars a valid OMB control mun							
Declaration and Power of Attorney For Patent Application									
特許出願宣言書及び委任状									
	Japanese Lang	Lage Declaration							
	日本語	223 2							
7	下でのえるの発明者として、私は以下の通り直言します。	As a below named inventor, I hereby decla: "hat:							
	私の住所、私言商、国商に下記の私の氏名の後に記立され 通りです。	My residence, post office address and citizenship are as stated next to my name.							
して	F記の名称の光明に関して請求毎回に記載され、券許出算 ている光明内容について、私が是初かつ増一の光明者(下 り元名が一つの場合)もしくは是初かつ共同光明者である	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and							
ż	(下記の名称が複数の場合)信じています。	for which a patent is sought on the invention entitled							
		CONTACT STRUCTURE							
	ー ト記先明の明細音(下記の屈でX記がついていない場合は、 Eに添付)は、	the specification of which is attached hereto unless the following box is checked:							
	_月_日に通出され、米国出類番号官たは希許協定条約 国際出類番号をとし、 (該当する場合) に訂正されさした。	was filed on March 24, 1998 as United States Application Number or PCT International Application Number 09/046,685 and was amended on (if applicable).							
	私は、特許確求範囲を含む上記訂正後の明知言を改計し、 こを連挙していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.							
*	包は、運営規則法典第37端第1条56項に定要されると り、告許安持の行転について主要な情報を留示する要請が ることを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37. Code of Federal Regulations, Section 1.55.							

• • · · ·

Page 1 or 3 Burden Hour Statement: This form to estimated to take 0.4 hours to comment. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form viouid be sent to the Chief Information Officer. Patent and Trademarz Office, Washington, DC 20231, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO Commissioner of Patents and Trademarks, Washington, DC 20231.

.

.,

PTO/SB/106 (8-96)

Approved for use through 9/3C/58, OMB 0651-0222 Patent and Trademark Office; U.S. DEPARTMENT CF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid GMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条 (b) 項に基さ下記の、 米 国以外の国の少なくとも一つ国を指 定している特許協力条約 365(a)項に基プく国際出験、ス は外国での特許出版もしくは発明者証の出版についての外国 仮先権をここに主張するとともに、低先権を主張している。 本出類の前に出願された特許または発明者証の外国出験を以 下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

Thereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

> Priority Not Claimed 牛津山辺なし

> > (Filing Date)

外国での先行出職 9-094606	Japan	March 27, 1997	優先電光登なし
(Number)	(Country)	(Day/Month/Year Filed)	- a
(登号)	(闰名)	(出馼半月日)	
(Number)	(Country)	(Day/Month/Year Filed)	_
(番号)	(闰名)	(出험华月日)	

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed belaw.

(Application No.)

私に、第35編米国法典119条(e)項に基いて下記の米 国特許出願規定に記載された権利をここに主張いたします。

(Application No.)	(Filing Date)
(出版会号)	(出類日)

私は、下記の米国法典第35篇120条に基いて下記の米 国告許出雇に記載された権利、 又は米国を指定している特許 協力条約365条(c)に基ずく権利をここに主任します。ま た、本出願の各請求範囲の内容が米国法典第35篇112条 第1項又は特許協力条約で規定された方法で先行する米国特 許出頭に開示されていない限り、その先行米国出頭査提出日 以降で本出顧書の日本国内主たは特許協力条約国際提出日主 での期間中に入手された、運邦規則法典第37編1条56項 で定義された特許資格の有無に関する重要な情報について開 示義務があることを認識しています。

(出頭番号) (出項日) I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of

(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
(出双금号)	(出旗日)	(現況: 特許許可否、係属中、放棄函)
(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)
(出版杂号)	(出類日)	(現況: 符許許可済、係属中、放棄济)
私は、私自身の知識に基ずいて本語 明が募員であり、かつ私の入手した的 に基ずく云明が全て真実であると信し 意になされた虚偽の表明及びそれとい 18編第1001条に基ずき、罰金3 の両方にこり処罰されること、そして 虚偽の声明を行なえば、出題した、 の有効性が失われることを認識し、 く直署を致します。	新型と私の信じるところ していること、さらに故 す寺の行為は米国に具第 または拘禁、もしくはそ てそのようなな意による 又は光に許可された寺野	I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

application.

Page 2 of 3

אנג 2012 דיי המנג יפשר 2013 המשריה גבו זה' באירוסטא במקבענינס 75 האבירהגלבט ג'נ ואלון אנוואסר המואינה Japanese Language Declaration . 문고증물물물 そうす。 えば下記の会評者として、不可想に関する一切の POWER OF ATTORNEY: As a names inventor, Chereovisioo.nr FREEと大学序写字字に対して正行する中君に注てにて君人 the following attornevist and or agentist to prosecute this として、下記の者を含めいたします。「井瑛立、河たにつき」 application and transact all business in the Patent and Processory 人の氏る人が主要者手を特定力とと、 Office cannected therewith list name and registration number Sauart J. Friedman Reg. No. 141111 Daniel W. Sixcey, Reg. No. 10.932) Charles ML Leecom, M. Reg. No. 16,477 Germa J. Ferguson, Jr. (Reg. No. 13,016) Bavid S. Safran Reg. No. 17,997 Thomas W. Cole Reg. No. 13,1965 Joan K. Lawrence Reg. No. 19,940) Donaid R. Szicsbaxer (Reg. No. 32.315) / Jeffrey L. Costerlia (Reg. No. 35,433) Evan R. Smith (Reg. No. 35,683) Tum L. Bricker Reg. No. 36,191; Ente J. Robinson Reg. No. 33,135% ゴズミール Send Carrescondence (o: SECREY, FRIEDMAN, LEEDOM & FERGUSON, P.C. SEGEY, FREEMAN, LEEDOM & FERGUSON, P.C. 2010 Corporate Ridge, Suite 500 2010 Corporate Ridge, Suite 500 McLean, Virginia 22102 . Mei.can Virginia 22:02 正元元言連結元: (名前及び言語音号) Girect Telephone Calls to: (name and telephone number) 1.1 Gerald J. Ferguson, Jr. Gerald J. Ferguson, Jr. 43 (703) 790-9110 (703) 790-9110 *`*,] 唯一または第一発明者 Full name of sole or first inventor Yoshiharu HIRAKATA Date 発明者の署名 日何 Inventor's signature Joshiharu Iderabata June 1, 1998 住所 Residence 11 Kanagawa, Japan Citizenship 圖籍 Japanese 私書箱 Post Office Address c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD. 398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan 第二共同発明者 Full name of second joint inventor, if any Shunpei YAMAZAKI Date 発明者の署名 日付 inventor's, signature June 2, 1998 住所 Residence Tokyo, Japan Citizensnip 国幕 Japanese 私書箱 Post Office Acaress c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD. 398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan (第三以降の共同発明者についても同様に記載し、署名をす (Supply similar information and signature for third and ること) subsequent joint inventors.)

Page 3 of 3a

Please see attached page 3a for names, addresses and signatures of additional inventors, if any.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Divisional Application of)Yoshiharu HIRAKATA et al)Based on Serial No.:09/361,218Which was filed:July 27, 1999For:CONTACT STRUCTURE)

NOTICE OF CHANGE OF ADDRESS and NOTICE OF CHANGE OF NAME

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Effective immediately, please note that the address and the firm name of the attorney of record in the above-referenced application has been changed. Please direct all future correspondence to:

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 Telephone (703) 790-9110 Facsimile (703) 883-0370

Respectfully submitted,

Eric J. Robinson Registration No.: 38,285

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102

EJR/sas


PATENT NUMBER SSUE CLASSIFICATIC Subclas 6404480 sko Class 6404480 U.S. UTILITY Patent Application PATENT DATE 0.I.P.E. (nD JUN 11 2002 dł× SCANNE APPLICATION NO. CONT/PRIOR CLASS 349 SUBCLASS ART UNIT 2871 EXAMINER 09/73417 DF Nourien, D 155 Yoshiharu Hirakata Shunpei Yamazaki LICANTS Certificate Certificate SEP 14 2004 APR 0 5 2005 Contact structure TITLE of Correction of Correction PTO-2040 12/99 17 **ISSUING CLASSIFICATION** ORIGINAL **CROSS REFERENCE(S)** CLASS SUBCLASS CLASS SUBCLASS (ONE SUBCLASS PER BLOCK) 4. AVAILABLE COPY 349 155 349 138 INTERNATIONAL CLASSIFICATION 02F ١ 1333 2 F 0 1339 Continued on Issue Slip Inside File Jacket Formal Drawings (_____shta) set____ 2 10d ん IJ/X DRAWINGS BEST CLAIMS ALLOWED Sheets Drwg Figs, Drwg. Print Fig. Total Claims Print Claim for O.G. 21 7 9 30 The term of this patent NOTICE OF ALLOWANCE MAILED subsequent to (date) DUNG NOUVEN 12/06/0 has been disclaimed. 1273-0) X The term of this patent shall not extend beyond the expiration d of U.S Patent. No. ISSUE FEE William L. Sikes Supervisory Patent-Examiner Technology Center 2800 Amount Due Date Paid Al 28000 -21-02 (Primary Examiner 3 (Date) **ISSUE BATCH NUMBER** The terminal _ months of this patent have been disclaimed. WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368 Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only. Form PTO-438A (Rev. 6/99) FILED WITH: DISK (CRF) FICHE CD-ROM Attached in pocket on right in INSUE FEE IN FILE (FACE)

Exhibit 1002, page 53

		•			· · · ·			:			
		É.									
	•										
г					٦	r					and the second second
	S	EAR	CHE	D		S (INCL		H NOT	ES ATEGY)		the state of the s
	Class	Sub.	Date	Exmr.].			Date	Exmr.		
	349	42 155 138	424	DN						e S S	مى بەركىيە تىكى ئولىرىمىيە. مەركەن تەركىيە تەركىيە
	349	42 155 138	6/28	1			۹	· ·		AVAILABLE	and the second secon
×	349	uplate seane	12/06	مر			•				and the second
	· .									BEST	al surrant All a de
								·			Contraction of the second
											A CALLER OF A CALL
-											
		· .									
ŀ			E SEAR			· .					100 m
ŀ	Class	Sub.	Date	Exmr.							1
	34 ⁹	all above	12/06	PN			·				Thomas and a second
											tion of the second second
L	<u> </u>	x		(PICH] IT OUTSII						1111

.

Exhibit 1002, page 54



	*						DTO (0D /05 /
in in its second				Ар	proved for use thr	ough 10/31/200	PTO/SB/05 (2. OMB 065
se type a plus sign (+		3		Patent and Trader	nark Office; U.S.	DEPARTMEN	Г OF COMM
e the Paperwork Rec	uction of Act of 1995, no pers	ons are required to res	spond to a collect	ion of information	unless it displays 0756-2237	a valid OMB co	
ē o	UTILITY		Attorne	/ Docket No.			0 L
PAT	ENT APPLICAT	TON	First Inv			HIRAKATA	et al
	RANSMITTAL		Title	CONTACI	STRUCTUR	E	Ô.
	visional applications unde		Express	Mail Label No.			2
(o,)) <u>o</u>	APPLICATION ELEME					nmissioner fo	PIRAN
San MRED abantar 60	0 concerning utility patent			DDRESS TO:	Box Patent A Washington,		ло По
	al Form (e.g., PTO/SB/17)			CD-ROM			
(Submit an origina	l and a duplicate for fee processing			Computer	Program (Appe	ndix)	
 Applicant clai See 37 CFR 1 		•	8	Nucleotide and (if applicable,	Vor Amino Acio all necessary)	I Sequence Su	bmission
3. Specification	[Total Pages 36	5]		a. 🛛 Comput	er Readable Fo		
	nent set forth below) ve title of the invention			b. Specificatio	n Sequence List	ting on:	
	erence to Related Applicat	ions			D-ROM or CD-	R (2 copies; o	Г
	Regarding Fed sponsored			ii. 🛛 pa	per ents verifying id	antitu of chair	
	to sequence listing, a table uter program listing append				ANYING API		
	nd of the Invention			Accolin	AUTINOAT	LICATION	
	mary of the Invention			Assignm			
	cription of the Drawings (i) Description	filed)	1). 🛛 37 CFR 3	.73(b) Statemer	nt 🛛	Power of
- Claim(s)	rescription			(when the L. D English T	ere is an assigne		Attorney
- Abstract of	f the Disclosure			2. 🗵 English i 2. 🗵 Informati			Copies of I
	5 U.S.C. 113) Figs. 1-14 [1		t (IDS)/PTO-14		Citations
5. Oath or Declaratio	-	Sheets 3]	1	3. 🗵 Prelimina			
	ecuted (original or copy)	CD 1 (2(4))	1	14. 🗷 Return Receipt Postcard (MPEP 503)			
	n a prior application (37 CI muation/divisional with Box			(Should be specifically itemized) 15. Certified Copy of Priority Document(s)			
	TION OF INVENTOR(S)		1.	(if foreign priority is claimed)			
	d statement attached deletin		1	16. X Other: Notice of Change of Name and			
	1 in the prior application, so (1)(2) and 1.33(b)	ee 37 CFR		Notice of Change of Address			
	ata Sheet. See 37 CFR 1.7	6					•
17. If a CONTINUIN	IG APPLICATION, check	appropriate box, a	nd supply the i	equisite informa	tion below and	in a prelimina	ary amendm
	ata Sheet under 37 CFR 1.						
Continuation itself is a Divisio	Divisional Divisional Divisional Divisional Divisional Of Serial No. 09/046,68	Continuation-in-part (5. filed March 24.		of prior application Patent 5,982,47		18 filed Juy 2	27, 1999 wh
Prior application infor		niner D. Nguyer		Group / Art U		2871	
	OR DIVISIONAL APPS only						supplied und
Box 5b, is considered a p	art of the disclosure of the ac	companying continu	ation or divisio	nal application an	d is hereby inco	porated by ref	erence. The
incorporation <u>can only</u> b	e relied upon when a portion	•			pplication parts.		
	(1997)	18. CORRESP					
Customer Number or	Bar Code Label	2220 Gustomer/No-or/All	ach bar Codellab	o (here)	r 🛛 Corresp	oondence addres	s below
Name	Eric J. Robinson			(The sum of the states)			
	NIXON PEABODY LLI						
Address	8180 Greensboro Drive,		1 1/ 4	r	7in Code	22102	
City Country	McLean United States	State Telephone	VA (703) 790-9		Zip Code Fax	22102 (703) 883	
Name (Print/Type)	Eric J. Robinson	Registrat	ion No. (Attor	ey/Agent)		38,285	
Signature		1			Date	12/12	6
	· / ·	1/			1	12112	

ŕ

Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

and an and a stress of the second sec

·.	Under the Paperwork Redute t of 1995, no person	U.S. Patent and Tradern Vice; U.S. DEPARTMENT OF COMMERCI
	Onder the Paperwork Reduit	Co.
-	FEE TRANSMITTAL	Application Number Not Yet Assigned
	·	Filing Date December 12, 2000
	FOR FY 2001	First Named Inventor Yoshiharu HIRAKATA et al
-		Examiner Name D. Nguyen
	Patent fees are subject to annual revision.	Group Art Unit 2871
		Attorney Docket No. 0756-2237
	TOTAL AMOUNT OF PAYMENT (\$) 1400.00	Attorney Docket No.
	METHOD OF PAYMENT	FEE CALCULATION (continued)
	1. The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	3. ADDITIONAL FEES Large Entity Small Entity
	Deposit 19-2380	Fee Fee Fee Fee
	Account Number	Code (\$) Code (\$) Fee Description Fee Paid
	Deposit NIXON PEABODY LLP	105 130 205 65 Surcharge – late filing fee or oath 127 50 227 25 Surcharge – late provisional filing fee or cover
	Account 8180 Greensboro Drive Suite 800 Name Mclean, Va. 22102	sheet
		139 130 139 130 Non-English transaction
	Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17	147 2,520 147 2,520 For filing a request for <i>ex parte</i> reexamination 112 920* 112 920* Requesting publication of SIR prior to Examiner
	Applicant claims small entity status.	action
	See 37 CFR 1.27	113 1,840* 1131,840* Requesting publication of SIR after Examiner action
	2. X Payment Enclosed:	115 110 215 55 Extension for reply within first month
.]]	🗶 Check 🗋 Credit Card 🔲 Money 🗍 Other	116 390 216 195 Extension for reply within second month
·	Order FEE CALCULATION	117 890 217 445 Extension for reply within third month 118 1,390 218 695 Extension for reply within fourth month
11) 11	1. BASIC FILING FEE	128 1,890 228 945 Extension for reply within fifth month
-	Large Entity Small Entity Fee Fee Fee Fee Fee Description	119 310 219 155 Notice of Appeal
	Code (\$) Code (\$) Fee Paid	120 310 220 155 Filing a brief in support of an appeal
	101 710 201 355 Divisional Fling fee \$710.00	121 270 221 135 Request for oral hearing 138 1,510 138 1,510 Petition to institute a public use proceeding
3	106 320 206 160 Design filing fee 107 490 207 245 Plant filing fee	140 110 240 55 Petition to revive – unavoidable
1 11		141 1,240 241 620 Petition to revive – unintentional
ru	108 710 208 355 Reissue filing fee 114 150 214 75 Provisional filing fee	142 1,240 242 620 Utility issue fee (or reissue)
b		143 440 243 220 Design issue fee
ΠJ .	SUBTOTAL (1) (\$) 710.00	144 600 244 300 Plant issue fee
[]	2, EXTRA CLAIM FEES Fee from	122 130 122 130 Petitions to the Commissioner 123 50 123 50 Petitions related to provisional applications
i., j	Extra Claims below Fee Paid Total Claims 30 -20**= 10 X 18.00 = \$180.00	126 240 126 240 Submission of information Disclosure Stmt
	Independent $6 -3^{**} = 3 X 80.00 = 240.00	581 40 581 40 Recording each patent assignment per property
	Claims Multiple Dependent 270.00 = \$270.00	(times number of properties) 146 710 246 355 Filing a submission after final rejection (37 CFR
	Large Entity Small Entity	§ 1.129(a)) 149 710 249 355 For each additional invention to be examined (37
	Fee Fee Fee Fee Description	CFR § 1.29(b)) 179 710 249 355 Request for Continued Examination (RCE)
	Code (\$) Code (\$) 103 18 203 9 Claims in excess of 20	169 900 169 900 Request for expedited examination (NCE)
		application
	102 80 202 40 Independent claims in excess of 3 104 270 204 135 Multiple dependent claim, if not paid	
	109 80 209 40 ** Reissue independent claims over	* Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)
	original patent	
	110 18 210 9 ** Reissue claims in excess of 20 and over original patent	
	SUBTOTAL (2) (\$) \$690.00	
	**or number previously paid, if greater; For Reissues, see above	
ľ	SUBMITTED BY	Complete (if applicable)
·	Name (Print/Type)	Registration No. 38,285 [703) 790-9110
ł	Signature 5	(Automey/Agent)
l	2	Date 12/12/04
	WARNING: Information on this form may b	become public. Credit card information should not be

included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

١

In re the **Divisional** Application of Yoshiharu HIRAKATA et al Based on Serial No.: 09/361,218 Which was filed: July 27, 1999 For: CONTACT STRUCTURE

	,		
)	Art Group:	2871
)	Examiner:	D. Nguyen
•)		
)	÷	

NOTICE OF CHANGE OF ADDRESS and <u>NOTICE OF CHANGE OF NAME</u>

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Effective immediately, please note that the address and the firm name of the attorney of record in the above-referenced application has been changed. Please direct all future correspondence to:


NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 Telephone (703) 790-9110 Facsimile (703) 883-0370

Respectfully submitted,

Eric J. Robinson Registration No.: 38,285

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102

EJR/sas



*,] u |...









FIG.2A








APPROVED	O.G. F	IG.
BY	CLASS	SUBCLASS
DRAFTSMAN		




5






and a start of the start of the



Į









FIG.8



|-• i ١. ١.] 19 |-- i 11

1

BY DRAFTSMAN




Exhibit 1002, page 63

l

	APPROVED	0.G. F	IG.,
1	BY	CLASS	SUBCLASS
	DRAFTSMAN		


And the second s

ند. ۱۱






15




	APPROVED	Q.G.	-IG
•	BY	CLASS	SUBCLASS,
	DRAFTSMAN		ļ Ī.
			1.

ľ







CONTACT STRUCTURE

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a contact structure for electrically connecting together conducting lines formed on two opposite substrates, respectively, via conducting spacers and, more particularly, to a contact structure used in common contacts of an electrooptical device such as a liquid crystal display.

10 Description of the Related Art

In recent years, liquid crystal displays have been extensively used in the display portions of mobile intelligent terminals such as mobile computers and portable telephones including PHS (personal handyphone system). Also, active-matrix liquid crystal displays using TFTs as switching elements are well known.

A liquid crystal display comprises two substrates and a liquid crystal material sealed between them. Electrodes are formed on these two substrates to set up electric fields. A desired image or pattern is displayed by controlling the magnitudes of these electric fields. In the active-matrix liquid crystal display, TFTs (thin-film transistors) are formed on one substrate to control the supply of voltage to each pixel electrode. Therefore, this substrate is referred to as the TFT substrate. A counter electrode placed opposite to the pixel electrodes is formed on the other substrate and so it is referred to as the counter substrate.

In the active matrix display, an electric field is produced between each pixel electrode on the TFT substrate and the counter electrode on the counter substrate, thus

- 1 -

5

03

41

13 |--- 6

۳U

20

15

Inse!

25

providing a display. The potential at each pixel electrode on the TFT substrate is controlled by the TFT and thus is varied. On the other hand, the counter electrode on the counter substrate is clamped at a common potential. For this purpose, the counter electrode is connected with an extractor terminal via a common contact formed on the TFT substrate. This extractor terminal is connected with an external power supply. This connection structure clamps the counter electrode at the common potential.

The structure of the common contact of the prior art active-matrix liquid crystal display is next described briefly by referring to Figs. 12 - 14.

Fig. 12 is a top plan view of a TFT substrate 10. This TFT substrate comprises a substrate 11 having a pixel region 12, a scanning line driver circuit 13, and a signal line driver circuit 14. In the pixel region 12, pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns. The scanning line driver circuit 13 controls the timing at which each TFT is turned on and off. The signal line driver circuit 14 supplies image data to the pixel electrodes. Furthermore, there are extractor terminals 15 to supply electric power and control signals from the outside. The substrate 11 makes connection with the counter electrode at common contact portions 16a - 16d.

Fig. 13 is a cross-sectional view of the pixel region 12 and a common contact portion 16 representing the common contact portions 16a - 16d. A TFT 17 and many other TFTs (not shown) are fabricated in the pixel region 12 on the substrate 11. An interlayer dielectric film 18 is deposited on the TFT 17. A pixel electrode 19 connected with the drain electrode of the TFT 17 is formed on the interlayer dielectric film 18.

2

10

0

Ц

`.]

۱.,

-20

11

|--6 |^]]

. 15

5

A precursor for the source and drain electrodes of the TFT 17 is patterned into internal conducting lines 21 at the common contact portion 16. The interlayer dielectric film 18 is provided with a rectangular opening. A conducting pad 22 is formed in this opening and connected with the internal conducting lines 21. The pixel electrode 19 and the conducting pad 22 are patterned from the same starting film.

Fig. 14 is a top plan view of the known common contact portion 16. A region located inside the conducting pad 22 and indicated by the broken line corresponds to the opening formed in the interlayer dielectric film 18.

As shown in Fig. 13, a counter electrode 24 consisting of a transparent conducting film is formed on the surface of a counter substrate 23. This counter electrode 24 is opposite to the pixel electrodes 19 in the pixel region 12 and to the conducting pad 22 at the common contact portion 16.

Spherical insulating spacers 25 are located in the pixel region 12 to maintain the spacing between the substrates 11 and 23. A spherical conducting spacer 26 is positioned at the common contact portion 16 and electrically connects the counter electrode 24 with the conducting pad 22. The pad 22 is electrically connected with the internal conducting lines 21, which in turn are electrically connected with an extractor terminal 15. This connection structure connects the counter electrode 24 on the counter substrate 23 with the extractor terminal 15 on the substrate 11.

In the prior art liquid crystal display, the interlayer dielectric film 18 is provided with the opening at the common contact portion 16, as shown in Fig. 13. Therefore, the cell gap G_c in the common contact portion is almost equal

- 3 -

10

0

() \]15

'n. j

NJ

25

30

20

to the sum of the cell gap Gp in the pixel region + the film thickness t of the interlayer dielectric film 18.

The cell gap Gp (also known as the cell spacing) in the pixel region 12 is determined by the insulating spacers 25. It is common practice to use standardized spacers as the insulating spacers 25 and so if the spacers 25 have a uniform diameter, the cell gap Gp in the pixel region 12 is substantially uniform among liquid-crystal cells. However, it is difficult to avoid nonuniformity of the cell gap G_c in the common contact portion among liquid-crystal cells.

The cell gap G_c in the common contact portion is constant since the cell gap G_P is constant because of the relation described above. Therefore, the cell gap G_c in the common contact portion depends only on the film thickness t of the interlayer dielectric film 18. Consequently, to make the cell gap G_c uniform among liquid-crystal cells, it is necessary that the film thickness t of this interlayer dielectric film 18 be uniform among cells. However, this is impossible to circumvent.

Normally, the common contact portions of the liquid crystal display are 2 to 4 in number. The film thickness t of the interlayer dielectric film 18 may differ from location to location on the same substrate. In this case, the film thickness t may differ among different common contacts even on the same substrate.

Because of the aforementioned nonuniformity of the thickness t of the interlayer dielectric film 18, the cell gap G_c in the common contact portion differs among different cells or different common contacts. Furthermore, the nonuniformity of the cell gap G_c results in the cell gap G_p in the pixel region to be nonuniform.

10

2

40

`.] [,] 15

|..... ``...]

%.] #

1.1

њь ПJ

C)

C.)

20

5

25

The cell gap G_P in the pixel region is affected more by the nonuniformity of the cell gap G_c in the common contact portion as the area of the pixel region 12 becomes narrower than the area of the common contact portion. Especially, in the case of a projection display as used in a projector, the problem of above-described nonuniformity of the cell gap G_P in the pixel region becomes conspicuous, because it is a quite accurate small-sized display of about 1 to 2 inches.

A standardized spacer is also used as the conducting spacer 26. The diameter of this conducting spacer 26 is determined by the diameter of the insulating spacers 25 in the pixel region 12 and by the design thickness of the interlayer dielectric film 18. Where the thickness of the interlayer dielectric film 18 is much larger than the designed value, the cell gap G_c in the common contact portion becomes very large. This makes it impossible to connect the conducting spacer 26. In consequence, the counter electrode cannot be clamped at the common potential. As a result, a display cannot be provided.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a contact structure which is free of the foregoing problems, provides less nonuniform cell gap among different cells if the thickness of the interlayer dielectric film is nonuniform across the cell or among different cells, and reduces poor electrical contacts which would normally be caused by conducting spacers.

This object is achieved in accordance with the teachings of the invention by a contact structure for connecting a conducting film formed on a first substrate

5

10

23

₩ 15

4

`.] ^.]

20

....

m

0

5

25

with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film by selectively leaving the dielectric film; a second conducting film covering the dielectric film left and the openings; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the The second conducting film, the conducting openings. spacers, and the third conducting film are connected in turn The conducting spacers on the dielectric film left. maintain the cell gap between the first and second substrates.

One embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film; an insulator deposited on only portions of the first conducting film covering the openings; a second conducting film covering the openings; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates and connecting the second and

6 -

10

[,]

`.]

։ են 20

Π)

e NJ

0

0

25

^{,,]}15

5

third conducting films. The second conducting film is connected with the first conducting film through the openings extending through the insulator. The second conducting film, the conducting spacers, and the third conducting film are connected in turn through the openings extending through the insulator. The conducting spacers maintain the cell gap between the first and second substrates.

Another embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate of an electrooptical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereover, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film by selectively leaving the interlayer dielectric film; a second conducting film defining the counter electrode formed on the second substrate; a third conducting film covering the interlayer dielectric film left and the openings; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the openings. The third conducting film and the pixel electrodes are formed from a common starting film. The second conducting film, the conducting spacers, and the third conducting film are connected in turn The conducting spacers on the dielectric film left. maintain the spacing between the first and second

0

IJ

<u>`.</u>]

`•.] u

n,

-- 20

.]**1**5

5

25

substrates.

A further embodiment of the invention resides in a contact structure for connecting a first conducting film formed over a first substrate of an electrooptical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereon, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film; an insulator formed on selected portions of the surface of the first conducting film extending through the openings; a second conducting film covering the openings; a third conducting film defining the counter electrode formed on the second substrate; conducting spacers held between the first and second substrates and connecting the second and third conducting films. The pixel electrodes and the second conducting film are formed from a common starting film. The second conducting film is connected with the first conducting film through the openings extending through the The second conducting film, the conducting insulator. spacers, and the third conducting film are connected in turn on the insulator formed in the openings. The conducting spacers maintain the cell gap between the first and second substrates.

30

25

A still other embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first

2

10

15

., j

۱.] «

NJ

þ. l. MJ

-20

. 5

and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film and exposing parts of the first conducting film; a second conducting film covering the openings; a third conducting film formed over the second substrate; a fourth conducting film formed between the second substrate and the third conducting film and in contact with the third conducting film; and conducting spacers held between the first and The first conducting film, the second second substrates. conducting film, the conducting spacers, the third conducting film, and the fourth conducting films are connected in turn through the openings. The spacers maintain the cell gap between the first and second substrates.

Other objects and features of the invention will appear in the course of the description thereof, which follows.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a fragmentary cross-sectional view of a common contact portion in accordance with the present invention;

Figs. 2A and 2B are top plan views of the common contact portion shown in Fig. 1;

Fig. 3 is a top plan view of the TFT substrate of a liquid crystal display in accordance with Example 1 of the invention;

Fig. 4 is a top plan view of the counter substrate of the liquid crystal display in accordance with Example 1;

Figs. 5A - 5G are cross-sectional views illustrating a process sequence for fabricating the TFT substrate shown in Fig. 3;

- 9 -

10

5

IJ

18 .

20

25

30

Fig. 6 is a fragmentary cross-sectional view of a pixel region and a common contact portion of the liquid crystal display in accordance with Example 1;

Fig. 7 is a cross-sectional view similar to Fig. 6, but illustrating Example 2 of the invention;

Fig. 8 is a cross-sectional view similar to Fig. 6, but illustrating Example 3 of the invention;

Fig. 9 is an enlarged cross-sectional view of the common contact portion shown in Fig. 7;

Fig. 10 is an enlarged cross-sectional view of the common contact portion shown in Fig. 8;

Fig. 11 is a top plan view of the common contact portion shown in Fig. 8;

Fig. 12 is a top plan view of the TFT substrate of the prior art liquid crystal display;

Fig. 18 is a cross-sectional view of a pixel region and a common contact portion on the TFT substrate shown in Fig. 12; and

Fig. 14 is a top plan view of the common contact portion shown in Fig. 13.

DETAILED DESCRIPTION OF THE INVENTION

EMBODIMENT 1

The present embodiment of this invention is described by referring to Figs. 1, 2A and 2B. Fig. 1 is a fragmentary cross-sectional view of a common contact portion of a liquid crystal display in accordance with the present embodiment. Figs. 2A and 2B are top plan views of the TFT substrate of the liquid crystal display. The structure of a region 120 shown in Fig. 2A is depicted in the enlarged cross section of Fig. 1.

.30

25

As shown in Fig. 13, in the prior art structure, the

- 10 -

10

|.... `..]

`.]

8

|--|- 20 |1]] |--|-

· 15

spacers in the pixel region 12 are located over the interlayer insulating film 18 via the pixel electrode 19. However, the interlayer dielectric film 18 does not exist under the conducting pad 22 at the common contact portion 16. Hence, the cell gap G_c in the common contact portion depends on the thickness of the interlayer dielectric film 18.

Accordingly, in the present embodiment, an insulator, or a dielectric, is inserted under the conducting pad in the common contact portion. Conducting spacers are placed on top of the dielectric, so that the cell gap G_c in the contact portion does not depend on the thickness of the interlayer dielectric film 18. In the present embodiment, openings are formed, selectively leaving the interlayer dielectric film 18.

In the present embodiment, as shown in Fig. 1, a first conducting film 103 is formed on a first substrate 101. A dielectric film 104 is deposited on the first conducting film 103. The dielectric film 104 is selectively left to form openings 111 that expose parts of the first conducting film 103. A second conducting film 105 is formed so as to cover the left parts of the dielectric film, 104a, and the openings 111.

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are sandwiched between the first substrate 101 and the second substrate 102.

In the prior art opening 110 shown in Fig. 2A, the dielectric film 104 has been fully removed. In the present embodiment, the dielectric film 104 is selectively left to form the dielectric film portions 104a and the openings 111. The openings 111 expose parts of the first conducting film

- 11 -

5

.

() ()

٩Į

::

20

|-- b

11

0

15

10

25

103. The first conducting film 103 is connected with the second conducting film 105 at these openings 111.

On the first substrate 101, the left dielectric film 104a is closest to the second substrate 102; therefore, on the left dielectric film 104a, the second conducting film 105 formed on the first substrate electrically connects with the third conducting film 106 formed on the second conducting film 102 through the conducting spacer 107, as shown in Fig. 1.

In region 110, the left dielectric film 104a is closest to the second substrate; therefore, the conducting spacers 107 electrically connecting the second conducting film 105 with the third conducting film 106 maintain the gap G between the substrates. Consequently, this gap G is dependent only on the size of the conducting spacers 107. Therefore, where the conducting spacers 107 are uniform among liquid-crystal cells, the gap G can be made uniform among cells, even if the thickness t of the dielectric film 104 differs among cells.

In the present embodiment, it is desired that the area of each opening 111 be sufficiently larger than the area occupied by each conducting spacer and offer space so that the conducting spacers can move freely, because the spacers 107 existing in the openings 111 do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

Also in the present embodiment, it is desirable that the area of the surface of each left dielectric film portion 104a be sufficiently larger than the area occupied by each conducting spacer 107, assuring arrangement of the

- 12 -

10

15 11 12

ij

nj

|=1 |11]

25

30

conducting spacers 107. If the spacers 107 are not positioned over the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the gap will not be maintained.

The openings 111 are formed as shown in Fig. 2A in the present embodiment. The relation between the left dielectric film 104a and each opening 111 may be reversed as shown in Fig. 2B. It is that noted Fig. 1 is an enlarged view of the region 120 indicated by the broken line in Fig. 2B.

EMBODIMENT 2

The present embodiment is described by referring to Figs. 1 and 2A. Fig. 1 is a cross-sectional view of a common contact portion of the liquid crystal display in accordance with the present embodiment. Fig. 2A is a top plan view of the TFT substrate of the liquid crystal display. Fig. 1 is an enlarged cross-sectional view of the region 120 indicated by the broken line in Fig. 2A.

A dielectric is inserted under a conducting pad in the common contact portion, in the same manner as in Embodiment 1. Conducting spacers are positioned on the dielectric. Thus, the cell gap G_c in the common contact portion does not depend on the thickness of the interlayer dielectric film 18. The present embodiment is characterized in that the dielectric film 18 is selectively left to form openings.

In particular, in the present embodiment, the dielectric layer is formed underneath the conducting pad 22. The conducting spacers are positioned on the dielectric. Consequently, the cell gap G_c in the common contact portion is not dependent on the thickness of the interlayer

- 13 -

10

`•.]

15

`.]

\.] #

les la

ļui. MJ

^{nij}20

5

25

dielectric film 18.

Referring to Fig. 1, a first conducting film 103 is formed on top of a first substrate 101. A dielectric film 104 covers the first conducting film 103. The dielectric film 104 is provided with openings 111 to selectively expose the surface of the first conducting film 103. The exposed portions of the dielectric 104 are indicated by 104a. A second conducting film 105 is formed to cover the openings 111.

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are located between the first substrate 101 and the second substrate 102.

Fig. 2A is a top plan view of the TFT substrate, and in which the second conducting film 105 is not yet deposited. In Fig. 2A, the region 110 indicated by the broken line corresponds to the opening for the common contact formed in the interlayer dielectric film 18 of the prior art structure. A dielectric 104a is selectively deposited to leave portions of the first conducting film 103 to be exposed.

The first conducting film 103 is exposed at locations where the dielectric 104a is not deposited. The exposed portions of the first conducting film 103 are connected with the overlying second conducting film 105.

On the first substrate 101, the dielectric 104a is closest to the second substrate. As shown in Fig. 1, on the dielectric 104a, conducting spacers 107 electrically connect the second conducting film 105 on the first substrate 101 with the third conducting film 106 on the second substrate 102.

The dielectric 104a is closest to the second substrate 102. Therefore, the conducting spacers 107 electrically

- 14 -

10

, 15

IJ

۱., j

∿∦ ⊨⊧ 20

n)

5

25

connecting the second conducting film 105 with the third conducting film 106 hold the cell gap G. In consequence, the gap G is dependent only on the size of the conducting spacers 107. Where the spacers 107 are uniform in size, the cell gap G can be rendered uniform among liquid-crystal cells even if the thickness t of the dielectric film 104 differs among cells.

In the present embodiment, the area of each portion not covered with the dielectric 104a is preferably sufficiently wider than the area occupied by one conducting spacer 107 and permits the conducting spacers 107 to move freely, because the spacers 107 existing in the regions where the dielectric 104a is not present do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

Also in the present embodiment, it is desirable that the area of each portion of the dielectric film 104a be sufficiently larger than the area occupied by one conducting spacer 107 and that the conducting spacers 107 be arranged with certainty. If the spacers 107 are not positioned on the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the cell spacing will not be maintained.

In this embodiment, the dielectric 104a is deposited as shown in Fig. 2A. The relation between the regions where the dielectric 104a is deposited and each region where the first conducting film 103 is exposed may be reversed as shown in Fig. 2B.

- 15 -

10

C)

N.j

`•.]

20

۳IJ

C.1

25

30

15

EXAMPLE 1

In this example, the present invention is applied to a common contact portion of a reflection-type liquid crystal display. Fig. 3 is a top plan view of the TFT substrate of this liquid crystal display. Fig. 4 is a top plan view of the counter substrate of the liquid crystal display.

Referring to Fig. 3, the TFT substrate 200 comprises a substrate 201 having a pixel region 202, a scanning line driver circuit 203, and a signal line driver circuit 204. Pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns in the pixel region 202. The scanning line driver circuit 203 controls the timing at which each TFT is turned on and off. The signal line driver circuit 204 supplies image data to the pixel electrodes. Extractor terminals 205 are also provided to supply electric power and control signals from the outside. Common contact portions 206a - 206d form junctions with the counter electrode.

As shown in Fig. 4, the counter substrate 250 comprises a substrate on which a counter electrode 252 consisting of a transparent conducting film is deposited. A central rectangular region 253 is opposite to the pixel region 202 of the TFT substrate 200. Four corner regions 254a - 254d are electrically connected with the contact portions 206a -206d, respectively, of the TFT substrate 200.

As shown in Fig. 3, conducting pads are formed in the common contact portions 206a - 206d, respectively, of the TFT substrate 200. These conducting pads are electrically connected together by internal conducting lines 207a - 207c. The internal lines 207a and 207b extend to the extractor terminals 205 and are electrically connected with common terminals 205a and 205b, respectively.

- 16 -

10

_____ 15

11) |....

ΠJ

-20

5

A process sequence for manufacturing the pixel region 202 and the common contact portion 206a - 206d on the TFT substrate is next described by referring to Figs. 5A - 5G.

First, the substrate 201 having an insulating surface was prepared. In the present example, a silicon oxide film was formed as a buffer film on the glass substrate. An active layer 302 consisting of a crystalline silicon film was formed over the substrate 201. Although only one TFT is shown, millions of TFTs are built in the pixel region 202 in practice.

In the present example, an amorphous silicon film was thermally crystallized to obtain the crystalline silicon film. This crystalline silicon film was patterned by an ordinary photolithographic step to obtain the active layer 302. In this example, a catalytic element such as nickel for promoting the crystallization was added during the crystallization. This technology is described in detail in Japanese Unexamined Patent Publication No.7-130652.

Then, a silicon oxide film 303 having a thickness of 150 nm was formed. An aluminum film (not shown) containing 0.2% by weight of scandium was deposited on the silicon oxide film 303. The aluminum film was patterned, using a resist mask 304, into an island pattern 305 from which gate electrodes will be formed (Fig. 5A).

The present example made use of the anodization technique described in Japanese Unexamined Patent Publication No. 7-135318. For further information, refer to this publication.

First, the island pattern 305 was anodized within a 3% aqueous solution of oxalic acid while leaving the resist mask 304 on the island pattern 305, the mask 304 having been used for the patterning step. At this time, an electrical

- 17 -

30

5

10

© √] ∿15

. بر ا

:=

10

Ċ)

25

current of 2 to 3 mV was passed, using a platinum electrode as a cathode. The voltage was increased up to 8 V. Since the resist mask 304 was left on the top surface, porous anodic oxide film 306 was formed on the side surfaces of the island pattern 305 (Fig. 5B).

After removing the resist mask 304, anodization was carried out within a solution prepared by neutralizing a 3% aqueous solution of tartaric acid with aqueous ammonia. At this time, the electrical current was set to 5 - 6 mV. The voltage was increased up to 100 V. In this way, a dense anodic oxide film 307 was formed.

The above-described anodic oxidation step defined the unoxidized island pattern 305 into gate electrodes 308. Internal connecting lines 207c interconnecting the common contact portions 206c and 206d were created from the aluminum film described above simultaneously with the gate electrodes 308.

Then, using the gate electrodes 308 and surrounding anodic oxide film 306, 307 as a mask, the silicon oxide film 303 was etched into a gate insulating film 309. This etching step relied on dry etching using CF_4 gas (Fig. 5C).

After the formation of the gate insulating film 309, the porous anodic oxide film 307 was removed by wet etching using Al mixed acid.

Thereafter, impurity ions for imparting one conductivity type were implanted by ion implantation or plasma doping. Where N-type TFTs are placed in the pixel region, P (phosphorus) ions may be implanted. Where P-type TFTs are placed, B (boron) ions may be implanted.

30

25

5

10

_____ _15

15

. |⊷**¦**20

ļ.

> In the present example, the above-described process for implanting the impurity ions was carried out twice by ion implantation. The first step was performed under a high

accelerating voltage of 80 keV. The system was so adjusted that the peak of the impurity ions was brought under the ends (protruding portions) of the gate insulating film 309. The second step was effected under a low accelerating voltage of 5 keV. The accelerating voltage was adjusted so that the impurity ions were not implanted under the ends (protruding portions) of the gate insulating film 309.

In this way, a source region 310, a drain region 311, lightly doped regions 312, 313, and a channel region 314 for the TFT were formed. The lightly doped region 313 on the side of the drain region 311 is also referred to as the LDD region (Fig. 5D).

At this time, it is preferable to implant the impurity ions to such a dosage that the source and drain regions 310 and 311, respectively, exhibit a sheet resistance of 300 to $500 \ \Omega/\Box$. In addition, it is necessary to optimize the lightly doped regions 312 and 313 according to the performance of the TFT. After the impurity ion implantation step, a thermal treatment was carried out to activate the impurity ions.

Then, a 1 μ m-thick-silicon oxide film was formed as a first interlayer dielectric film 315. The thickness of the interlayer dielectric film 315 was set to 1 μ m to flatten the surface of the first interlayer dielectric film 315 as much as possible. This could mitigate the protrusions due to the gate electrodes 308.

The first interlayer dielectric film 315 may be made of silicon nitride or silicon oxynitride, as well as silicon oxide. Alternatively, the first interlayer dielectric film 315 may be a multilayer film of these materials.

Contact holes for gaining access to the source and drain regions 310 and 311, respectively, were created in the

- 19 -

10

01

ļ, ļ

<u>ار د</u>

≝ ⊷≌20

nj

les la

^{.]]}15

5

25

first interlayer dielectric film 315. Contact holes for allowing access to the internal conducting lines 207c were formed in the common contact portions 206c and 206d. Then, a conducting film forming a precursor for source and drain electrodes 316 and 317, respectively, and for internal conducting lines 318 was deposited.

In this example, the conducting film was created from a multilayer film of titanium (Ti), aluminum (Al), and titanium (Ti) by sputtering. Each of the titanium layers was 100 nm thick, while the aluminum layer was 300 nm thick. This multilayer film was patterned to form a source electrode 316, a drain electrode 317, and internal conducting lines 318 (Fig. 5E).

The internal conducting lines 318 shown Fig. 5E correspond to the internal conducting lines 207a and 207b shown in Fig. 3. These conducting lines 207a and 207b were connected with internal conducting lines 207c at the common contact portions 206c and 206d. The internal conducting lines 207c and the gate electrode 308 were created by the same processing steps.

Subsequently, an organic resinous film was formed as a second interlayer dielectric film 319 to a thickness of 1 to 2 μ m. Polyimide, polyamide, polyimidamide, acrylic resin, or other material may be used as the material of the organic resinous film. The organic resinous material acts to planarize the surface of the second interlayer dielectric film 319. This is important to make the cell gap uniform. In the present example, polyimide was deposited as the second interlayer dielectric film 319 to a thickness of 1 μ m.

Then, contact holes 320 and 321 were formed in the second interlayer dielectric film 319 to have access to the

- 20 -

ு ி15

ļ.)

*.] *.]

11

. la

ΠJ

25

drain electrode 317 and to the internal conducting lines 318, respectively. The contact holes 321 for the internal conducting lines 318 were formed in the openings 111 shown in Fig. 2A. That is, rectangular holes measuring 100 μ m x 100 μ m were arranged in 5 rows and 5 columns within the rectangular region 110 measuring 1.1 mm x 1.1 mm. These holes were spaced 100 μ m from each other. Moreover, contact holes for connecting the internal conducting lines 318 (207a and 207b) with the common terminals 205a and 205b at the extractor terminals 205 were formed.

As described later, the size of each hole was set to 100 μ m x 100 μ m to set the diameter of the conducting spacers to 3.5 μ m in this example. This provides sufficient space so that the conductive spacer located at this position can move. Hence, the conducting spacers are prevented from being stacked on top of each other.

The area of the left portions of the interlayer dielectric film 319 in the common contact portions is large enough to permit the conducting spacers to move. This assures that the conducting spacers are arranged in these regions. Consequently, the conducting spacers positioned in these regions can maintain the cell gap and make electrical connections reliably.

A thin metal film which would later be made into pixel electrodes 322 and a conducting pad 323 were formed to a thickness of 100 to 400 nm. In the present example, the thin metal film was made of an aluminum film containing 1 wt % titanium and deposited to a thickness of 300 nm by sputtering. Then, the thin metal film was patterned to form the pixel electrodes 322 and the conducting pad 323. This pad 323 measured 1.1 mm x 1.1 mm, was rectangular, and covered the contact holes 321. The extractor terminals 205

- 21 -

10

C]

ŤU

. .

 5

25

were also patterned. Thus, the TFT substrate was completed (Fig. 5G).

Referring to Fig. 6, the counter substrate 250 comprised a transparent plate 251 on which the counter electrode 252 was formed from an ITO film. A glass or quartz substrate can be used as the substrate 251.

Then, the TFT substrate 200 and the counter substrate 250 were bonded together. This bonding step may be a well-known cell assembly method.

First, a sealing material was applied to one of the TFT substrate 200 and the counter substrate 250. In this example, the sealing material was applied to the counter substrate 250. A UV-curable and thermosetting resin was used as the sealing material. This sealing material was applied around the substrate along straight lines except for the liquid crystal injection port by a sealant dispenser. A sealing material to which 3.0 wt % spherical conducting spacers 401 were added was applied to regions 254a - 254d shown in Fig. 4. The sealing material to which the conducting spacers were added functioned as an anisotropic conducting film.

Generally, the conducting spacers 401 consist of resinous spheres coated with a conducting film. In the present example, the conducting spacers 401 were coated with gold (Au). The diameter of the conducting spacers 401 may be larger than the cell gap by about 0.2 to 1 μ m. In this example, the conducting spacers 401 had a diameter of 3.5 μ m to set the cell gap to 3 μ m. After applying the sealing material, it was temporarily baked.

30

5

10

::]

1

11

0

C1

25

Thereafter, spacers 402 were dispersed onto one of the TFT substrate 200 and the counter substrate 250 to maintain the cell gap. In this example, the spacers 402 were applied

- 22 -



to the counter substrate 250. To set the cell gap to 3 μ m, spherical spacers of a polymeric material were used as the spacers 402.

Then, the TFT substrate 200 and the counter substrate 250 were held opposite to each other, and they were pressed against each other until the cell gap in the pixel region was decreased to the diameter of the spacers 402. Under the pressed state, UV light was directed at this assembly for more than 10 seconds to cure the sealing material. The cell gap was fixed. Then, the assembly was heated under pressure, thus enhancing the adhesive strength.

Subsequently, a liquid crystal material was injected, and the entrance hole was sealed off, thus completing the cell assembly process. As shown in Fig. 6, the counter electrode 252 on the counter substrate 250 was electrically connected with the conducting pad 323 on the TFT substrate 200 by the conducting spacer 401. On the TFT substrate, the conducting pad 323 connected the internal conducting lines 318 with the common terminals. This connection structure permitted the counter electrode 252 on the counter substrate 250 to be connected with an external power supply via the conducting lines on the TFT substrate. Fig. 1 is an enlarged view of the common contact portion of Fig. 6.

In the present example, to set the cell gap to 3 μ m, the spacers 402 applied to the pixel region had a diameter of 3 μ m. The diameter of the conducting spacers 401 was 3.5 μ m. Setting the diameter of the conducting spacers greater than the diameter of the spacers 402 (i.e., the cell gap) made reliable the connection between the counter electrode 252 and the conducting pad 318. When the two plates were being clamped together to bond them together, the conducting spacers 401 were crushed because they were larger in

- 23 -

00

. 15

.,

۰. J

`.]

-20

M)

۳U

5

25





diameter than the cell gap. This increased the areas of the portions in contact with the counter electrode 252 and with the conducting pad 318, respectively. Hence, the electrical connection was rendered more reliable. Furthermore, the cell gap could be maintained at the same dimension as in the pixel region.

In this example, the internal conducting lines 318 were made of the precursor for the source and drain electrodes 316 and 317, respectively. It is only necessary for the internal conducting lines 318 to be under the pixel electrodes 322. For instance, where a black matrix consisting of a conducting film of titanium or the like is formed inside the second interlayer dielectric film 315, the internal conducting lines 318 can be formed from this conducting film.

In the present example, it is important to flatten the surface of the second interlayer dielectric film 319 on which the pixel electrodes 322 are formed in order to make uniform the cell gap. Also, the flatness of the surface of the first interlayer dielectric film 315 where the internal conducting lines 318 are formed is important.

Methods of obtaining an interlayer dielectric film having a flat surface include a method of increasing the thickness of the interlayer dielectric film, a leveling method using an organic resinous film, a mechanical polishing method, and etch-back techniques. The present example made use of the method of increasing the film thickness to planarize the first interlayer dielectric film 315. Also, the method of relying on leveling using an organic resinous film was used to flatten the first interlayer dielectric film 315. Other methods may also be employed for the same purpose.

- 24 -

10

ć.

5

25

In a liquid crystal display in accordance with the present example, a dichroic dye may be dispersed in the liquid crystal layer. Orientation films may be deposited on the TFT substrate and on the counter substrate. Color filters may be formed on the counter substrate. The practitioner may appropriately determine the kind of the liquid crystal layer, the presence or absence of the orientation films and the color filters according to the driving method, the kind of the liquid crystal, and other factors.

For instance, where the color filters are mounted on the counter substrate 250, the color filters are not formed at the common contact portions and so steps are formed between the pixel region and the common contact portions on the counter substrate. To compensate for these steps, it is necessary to make the diameter of the conducting spacers larger by an amount almost equal to the thickness of the color filter.

In the present example, the liquid crystal display is of the reflection type. A transmissive liquid crystal display may also be fabricated. In this case, the precursor for the pixel electrode and for the conducting pad may be made of a transparent ITO film or the like.

In the example described above, the transistor is a coplanar TFT that is a typical top-gate TFT. It may also be a bottom-gate TFT. In addition, thin-film diodes, metal-insulator-metal (MIM) devices, metal-oxide varistors, and other devices can be used, as well as the TFTs.

EXAMPLE 2

30

5

10

() () () 15

IJ

".] II

11) |.....

M

25

The present example is a modification of the common contact portions of Example 1. Fig. 7 is a fragmentary

- 25 -

cross-sectional view of an active-matrix display in accordance with the present example. The configuration of a TFT substrate shown in Fig. 7 is the same as the configuration shown in Fig. 6, and some reference numerals are omitted. Like components are indicated by like reference numerals in both Figs. 6 and 7. Fig. 9 is an enlarged view of the common contact portion shown in Fig. 7.

In Example 1 shown in Fig. 6, the counter electrode 252 consists of an ITO film that is a transparent conducting film. Therefore, the counter electrode 252 and the conducting spacers 401 are larger in electrical resistance than metal films. The present example is intended to reduce this electrical resistance.

Accordingly, the resistance value between the counter electrode 252 and the conducting spacers 401 can be lowered by forming a metallization layer on the counter substrate 250 and patterning the metallization layer into conducting pads, or conducting film, 501 at the common contact portions 254a - 254d. Importantly, the conducting film forming the conducting pads 501 is lower in electrical resistance than the conducting film forming the counter electrode 252.

Where the black matrix on the counter substrate is formed from a conducting film as consisting of chromium, the connecting pads 501 can be formed from this conducting film. When the conducting film is patterned to form the black matrix, the connecting pad 501 may be created.

EXAMPLE 3

30

5

10

____ ___15

Пſ

25

The present example is a modification of Example 2. Fig. 8 is a fragmentary cross-sectional view of an activematrix display in accordance with the present example. The TFT substrate shown in Fig. 8 is identical in structure with

- 26 -

that shown in Fig. 6, and some reference numerals are omitted in Fig. 8. It is noted like components are denoted by like reference numerals in both Figs. 6 and 8. Fig. 10 is an enlarged view of the common contact portion of Fig. 8.

In Example 1, both counter substrate 251 and counter electrode 252 are transparent to light and so the distribution of the conducting spacers 401 on the common contact portions can be visually observed from the side of the counter substrate 250 after both substrates have been bonded together. In Example 2, however, the connecting pad 501 consisting of metallization layer is formed and, therefore, the distribution of the conducting spacers 401 cannot be visually checked.

The present example is intended to permit one to visually observe the distribution of the conducting spacers 401 while a connecting pad is provided to lower the resistance value. For this purpose, the connecting pad, 601, is provided with openings formed at selected locations. One can observe the conducting spacers 401 through these openings.

Fig. 11 is a top plan view of the contact portions according to the present example, taken from the side of the counter substrate. Fig. 10 is a cross-sectional view of the common contact portion in a region 600 surrounded by the broken line. As shown in Fig. 11, the conducting pad 601 is formed with openings 602. In each opening 602, there exist only the counter substrate 251 and the counter electrode 252, both of which have transparency. Hence, the distribution of the conducting spacers 401 can be observed through the openings 602.

To maintain the cell gap, the openings 602 should be formed opposite to the contact holes 321 formed in the

- 27 -

Exhibit 1002, page 92

10

[]

5

(]) 15 Ļ. **`**.] NJ in b NJ C)

25

second interlayer dielectric film of the TFT substrate. At these locations, the conducting spacers 401 are not in contact with the counter electrode. The area of each opening 602 should be slightly larger than the area of each contact holes 321 formed in the second interlayer dielectric film, i.e., about several to thirty percent greater. The number of the openings 602, their arrangement, and their shape are not limited to the example of Fig. 11. Rather, one can arbitrarily set these geometrical factors.

Setting each opening 602 in the connecting pad 601 slightly larger than each contact holes 321 makes it possible to visually check the conducting pad 602 on the second interlayer dielectric film 319, which contributes to electrical connection.

In Examples 2 and 3, the cell gap in the common contact portions is made uniform. At the same time, the contact resistances of the conducting spacers 401 and of the counter electrode 252 are decreased. If the main purpose is to lower these resistance values, the common contact portions on the TFT substrate may have the prior art structure as shown in Fig. 13. In this case, any of the connecting pads 501 and 601 described in Examples 2 and 3, respectively, may be formed between the substrate 23 and the counter electrode 24 at the common contact portions 16 shown in Fig. 13.

In Examples 1 - 3 described above, the present invention is applied to active-matrix liquid crystal displays. The contact structure in accordance with the present invention is applicable to any apparatus having a contact structure for electrically connecting conductors formed on one substrate with conducting conductors formed on the other opposite substrate via conducting spacers. For example, the novel contact structure can connect ICs built

- 28 -

30

25

10

۱.,

∿.] |...⊧20

П.) |-- 6

n.

on different silicon wafers.

The common contact structure in accordance with the present invention can eliminate variations of the cell gap among liquid-crystal cells even if the film thickness varies among interlayer dielectric films. Also, poor contacts due to conducting spacers can be reduced.

In particular, in accordance with the present invention, the cell gap depends only on the size of conducting spacers. Therefore, where the conducting spacers are uniform in size, the cell gap between opposite substrates or plates can be made uniform among different liquid-crystal cells, if the thickness of a dielectric film electrically insulating the first and second conducting films is different among different liquid-crystal cells.

10

5

IN THE CLAIMS:

1. An active matrix display device comprising:

a first substrate:

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provide on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film ins gid openings;

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

2. An active matrix display device according to claim 1, wherein each of said conductive spacers is a sphere coated with gold.

5 3. An active matrix display device according to claim 1, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

4. An active matrix display device according to claim 1, wherein siad active matrix display device further comprises a fourth conductive film between said third conductive film and second conductive film.

5. An active matrix display device according to claim 1, wherein said active matrix display device is a liquid crystal display device.

22 30

6. An active matrix display device comprising:

a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provided on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said openings,

wherein said conductive spacers are dispersed into a sealing material,

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

7 7. An active matrix display device according to claim 6, wherein each of said conductive spacers is a sphere coated with gold.

8. An active matrix display device according to claim 6, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

9. An active matrix display device according to claim 6, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

- 10. An active matrix display device according to claim 6, wherein said active matrix display device is a liquid crystal display device.
- 11. An active matrix display device comrpising:

a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having at least two openings;

a second conductive film provided on said second interlayer insulating film and in said openings;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said openings;

wherein at least one of said conductive spacers is held over said second interlayer insulating film and in contact with both said second conductive film and said third conductive film,

wherein each of said openings occupies an area larger than an area occupied by each of said conductive spacers.

12. An active matrix display device according to claim 11, wherein each of said conductive spacers is a sphere coated with gold.

13. An active matrix display device according to claim 11, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

۱

() ()

١.,

١.]

nJ

14. An active matrix display device according to claim 11, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

- 1. 15. An active matrix display device according to claim 11, wherein said active matrix display device is a liquid crystal display device.
- 1, 16. An active matrix display device comprising:





a first substrate;

a first interlayer insulating film provided over said first substrate:

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film,

said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in contact with both said second conductive film and conductive film.

17. An active matrix display device according to claim 16, wherein each of said conductive spacers is a sphere coated with gold.

18. An active matrix display device according to claim 16, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.



0

40

i., j

|... h

١.,

`.]

|----|1]

|.....k

19. An active matrix display device according to claim 16, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

- 1, 20. An active matrix display device according to claim 16, wherein said active matrix display device is a liquid crystal display device.
- 2 21. An active matrix display device comprising:

a first substrate;



a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said conductive film,

said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening;

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between said first substrate and said second substrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein said conductive spacers are dispersed into a sealing material,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in contact with both said second conductive film and said third conductive film.

22. An active matrix display device according to claim 21, wherein each of said conductive spaces is a sphere coated with gold.

23. An active matrix display device according to claim 21, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.



4

'*.] [,1]

١.]

MJ

1

24. An active matrix display device according to claim 21, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

S 25. An active matrix display device according to claim 21, wherein said active matrix display is a liquid crystal display device.

μ 26. An active matrix display device comprising:a first substrate;

a first interlayer insulating film provided over said first substrate;

a first conductive film provided on said first interlayer insulating film;

a second interlayer insulating film provided on said first conductive film, said second interlayer insulating film having an opening with a part of said second interlayer insulating film remaining in said opening;

a second conductive film provided on said second interlayer insulating film and in said opening.

a second substrate opposed to said first substrate;

a third conductive film provided on said second substrate; and

a plurality of conductive spacers held between siad first substrate and said second subtrate;

wherein said first conductive film is connected with said second conductive film in said opening,

wherein at least one of said conductive spacers is held over said part of said second interlayer insulating film and in conatact with both said second conductive film and said third conductive film,

wherein said opening occupies an area larger than an area occupied by each of said conductive spacers.

- 27. An active matrix display device according to claim 26, wherein each of said conductive spacers is a sphere coated with gold.
- 28. An active matrix display device according to claim 26, wherein said second interlayer insulating film comprises an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin.

V

ļ,

۱. J ۱

|----|111 |-----

nj

29. An active matrix display device according to claim 26, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second conductive film.

30. An active matrix display device according to claim 26, wherein said active matrix display device is a liquid crystal display device.

ABSTRACT OF THE DISCLOSURE

There is disclosed a contact structure for electrically connecting conducting lines formed on a first substrate of an electrooptical device such as a liquid crystal display with conducting lines formed on a second substrate via conducting spacers while assuring a uniform cell gap among different cells if the interlayer dielectric film thickness is nonuniform across the cell or among different cells. Α first conducting film and a dielectric film are deposited on the first substrate. Openings are formed in the dielectric A second conducting film covers the dielectric film film. left and the openings. The conducting spacers electrically connect the second conducting film over the first substrate with a third conducting film on the second substrate. The cell gap depends only on the size of the spacers, which maintain the cell gap.

10

0

1

Uncer	r the Paperwork Reduction Act of 1995, no persons are recurred to read	PTC/SB/100 Approved for use through S/CC/S8, CMB (25) Patent and Trademark Office: U.S. DEPARTMENT OF COM Patent and Trademark Office: U.S. DEPARTMENT OF COM Patents of Information University at Cable CMB control
	Declaration and Power of Atte	orney For Patent Application
	特許出願宣言	3
	Japanese Langu	age Declaration
	日本語	
7	下午の元名の発明者として、私は以下の通り立古します。	As a below narrad inventor, I hereby decia: "hat:
	私の住所、私吉石、国藩は下記の私の氏名の後に記立され 通りです。	My residence, post office address and citizenship are as state next to my name.
して 記の	下記の名称の発明に関して請求気戸に記載され、特許出 項 ている発明内容について、私が最初かつ唯一の発明者(下 の氏名が一つの場合) もしくは最初かつ共同発明者である (下記の名称が複数の場合) 信じています。	I believe I am the original, first and sole inventor (If only one nam is listed below) or an original, first and joint inventor (If plura names are listed below) of the subject matter which is claimed an for which a patent is sought on the invention entitled
		CONTACT STRUCTURE
	·····	
	上記兵明の明知苔(下記の庙でX記がついていない岩合は、 杏に岙付)は、	the specification of which is attached hereto unless the followin box is checked:
α	月月に通出され、米国出類番号さたは希許当定条約 国際出類番号をとし、 (政当する場合) に訂正されさした。	was filed on March 24, 1998 as United States Application Number or PCT International Application Number 09/046,685 and was amended on (If applicable).
P.	赵は、 特許確求範囲を含む上記訂正後の明結言を改計し、 「忍を意味していることをここに表明します。	 I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, amended by any amendment referred to above.
	12は、温減規則法共第37届第1条5日気にご乗されると (り、特許安容の分気について主要な情料を開示する支防が)ることを思めます。	I acknowledge the duty to disclose information which is material patentability as defined in Title 37. Code of Federal Regulation Section 1.55.

Cape Long J Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will very depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form visual be vent to the Chief Information Officer. Patent and Tratemart Office, Washington, DC 20231, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Commissioner of Patents and Tratemarts, Washington, DC 20231.

.





PTO/S3/106 (8-96)

Priority Not Claimed

(Filing Date)

Approved for use through 9/30/58. OMB 0651-0022 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1955, no persons are required to respond to a collection of information unless it displays a valid CMB control number

Japanese Language Declaration (日本語宣言書)

私は、米国法兵第35届119条(a)-(d) 頃又は365条 (b) 預に基ま下記の、米国以外の国の少なくとも一支国を指 定している特許協力条約365(a) 項に基ずく国際出版、又 は外国での特許出版もしくは発明者証の出版についての外国 低先福をここに主張するとともに、低先福を主張している。 本出版の前に出願された特許または発明者証の外国出版を以 下に、枠内をマークすることで、示しています。

Prior Foreign Application(s) 外国での先行出顧 9-094606

-094606	Japan
(Number)	(Country)
(잘号)	(闰名)
(Number)	(Country)
(番号)	(闰名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

March 27, 1997	使先権主要な
(Day/Month/Year Filed) (出版年月E)	. 0
(Day/Month/Year Filed) (出馼半月日)	

(Application No.)

私に、第35編米国法典119条 (e) 項に基いて下記の米 I hereby claim the benefit under Title 35. United States Code, 国特許出類規定に記載された権利をここに主受いたします。 Section 119(e) of any United States provisional application(s) listed below.

· · · · · · · · · · · · · · · · · · ·	
(Application No.)	(Filing Date)
(出願番号)	(出項日)

私は、下記の米国法典第35篇120条に基いて下記の米国法計算に記載された権利。又は米国を指定している特許 協力条約365条(c)に基ずく強利をここに主受します。また、本出類の各請求範囲の内容が米国法典第35篇112条 第1項又は特許協力条約で規定された方法で先行する米国特 許出類に協示されていない限り、その先行米国出類書提出目 以降で本出題書の日本国内または特許協力条約国際提出日までの期間中に入手された、運邦規則法典第37編1条56項 で定義された特許資格の有無に関する重要な情報について開 示義務があることを認識しています。 (出政告号) (出政日) I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of

(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)			
(出現世号)	(出頗日)	(現況: 特許許可否、係属中、放天孩)			
(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)			
(出版会分)	(出館日)	(

application.

私は、私自身の知識に基書いて本宣言書中で私が行なう表 明が真実であり、かつ私の入手した情報と私の信じるところ に基書く云明が全て真実であると信じていること、さらに故 意になされた虚偽の表明及びそれと同等の行為は米国注真第 18篇第1001条に基書き、罰金当たは拘禁、もしくはそ の両方により処罰されること、そしてそのような故意による 虚偽の声明を行なえば、出題した、又は光に許可された等許 の有効性が失われることを認識し、よってここにに記のごと く直著を致します。 i hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Page 1 of 3

	אנג אנג 10.02 המסגו 2006 העומית אנגיין המסגר אנגיין הייסאג במסג 2014 האנד אנגיין אנג גער אנג אוגדאפער מא דאוד א
Loter Te Stoenward Peaulation Act of 1995 to persons are advected	בעקדער בעיום 200 מווי ו דיינטנט ז גבאינים הסטורהסוה זה הסומאינה וב מיוסבה :
•	nguage Sectaration
33	Gift de la companya de
- 今代式 - 先上で花の治病者として、本本雄に関する一句 - そそまと大きたちなまに対して近行するチョンタンコです。	
シュレス 不定の者を描述いたします。 (示漢上、 またにつ	E securation and transact all business in the Patent and Traceman
人のたちはび玉及音亭を用記のこと。	Office connected therewith fillst name and registration humber:
Danisi W. Sixoey, (Reg. No. 19,932) Solari J. Frisman Germe J. Ferguson, Jr. (Reg. No. 13,916) David S. Sairan J	PRog. No. 14 (12) Charles M. Losson, M. Rog. No. 16,477
Ican K. Lawrence Reg. No. 19,940) Donaid R. Sauces	akar (Rag. No. 31.315) - Jozza L. Castaliia (Rag. No. 35.433)
Evan R. Smith (Reg. No. 35,583) Tim L. Bricker (Reg. No. 16.1911 Ere J. Replayer, Reg. No. 13.2351
で発行され	Send Carrescondence (o:
SECRET, FREEMAN, LEEDOM & FERGUSON, P.C.	SEGEY, FREEMAN, LEEDOM & FERGUSON, P.C.
1910 Carparane Ridge, Suite 600 Melean, Virginia 22102	2019 Corporate Ridge, Suite 500
	. Meine Virginia II:02
「正元元三国元:(名前上び元三二十)	Bired Telephone Calls to: (name and telephone number)
Gerald J. Ferguson, Jr.	Gerald J. Ferguson, Jr.
(703) 790–9110	(703) 790-9110
 唯一または第一発明者	Full name of sole or first inventor
	Yoshiharu HIRAKATA
発明者の暑冬 日付 日付	Inventor's signature Date
" 	Cheshiharm Urabata June 1, 1998
	Kanagawa, Japan
	Citizenship
	_
。 法	Japanese Post Office Address
	c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
	398, Hase, Atsugi-shi, Kanagawa-ken 243-0036
	Japan
第二共同発明者	Full name of second joint inventor, if any
	Shunpei YAMAZAKI
発明者の署名 日付	Inventor's signature Date
	Ship June 2, 1998
住所	Residence
	Tokyo, Japan
	Citizenship
· · · · · · · · · · · · · · · · · · ·	Japanese
私書箱	Post Office Accress
	c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
	398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan
/第二川時の子同奈明みについても同様に行動し、二星をたて	(Supply similar information and signature for third and
(第三以降の共同発明者についても同様に記載し、署名をす ること)	(Subbly similar information and signature for third and subsequent joint inventors.)

Please see attached page 3a for names, addresses and signatures of

additional inventors, if any.

Exhibit 1002, page 104

PATENT APPLICATION SERIAL NO.

1.754

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

	12/13/2000 MABDI1	00000024	09734177
•	01 FC:101 02 FC:102 03 FC:103 04 FC:104	, ,	710.00 0P 240.00 0P 180.00 0P 270.00 0P


PTO-1556 (5/87)

*U.S. GPO: 2000-468-987/39595

1.


.. -

Exhibit 1002, page 105



FORM PTO-875 (Rev. 8/01)

AUS.GPO:2001 482-124 / 59197



CLAIMS ONLY								SERIAL O APPLIC	NO. 9/73 WT(S)	3417	FILING DATE			
	1						CLAIMS	Ľ						
	·	FILED	1st AM	FTER	AF 2nd AM	TER ENDMENT			*		*		*	
	IND.	DEP.	IND.	DEP.	IND.				IND.	DEP.	IND.	DEP	IND.	DEP.
 2	1 ~					_		51		·	<u> </u>			- DEF.
3		17				<u> </u>		52					1	· · ·
4		1		1			· · ·	<u>53</u> 54	 	ļ	<u> </u>			
5		1		<u> </u>			1 1	55					<u> </u>	·
6	1	ļ.,					1	56						
7 8		-1,		·] [57					+	
9		1						58						[
10				1			·	59 60						
11	ŀ						ľ –	61					<u></u>	
12		<u> </u>					. [62					4	— <u> </u>
<u>13</u> 14				╞╼╌┨				63						
15		-/		┟──┤		├		64						
16	1	/		╞╼╼╌┨			.	65 66					-1	
17		1					┢	67	· · · ·				┢───┤	
18 19				·				68					╂───┤	
20		7					Ļ	69						
21 [.]	1						- F							
22							F	72					┠────┤	
23 24						••	. [73					┠───┼	
25		+					Ŀ	74						
26	1							75						
27		T					-	76 77						
28		4					· . E	78	+					
29 30		1					ļ.	79						
31		/	+					80 81						
32							• • •	82						
33 34								83						
35							· ·	84						
36								85 86						
37							-	87						
38 39							. [88						
40								89						
41							••• •	90 91						
42								92						
43 14								93						
45								94						
16 .								95 96						
17								97						
18 19								98		-+-				
0								99						
TAL 6	-+-							00 TAL						
TAL P. Q	•	∎" ├-	/ ,	┛┝	,		LIN IN	ID.		!└		! L		• 7
TAL	0							EP.		-	•• 		+	
			*	MAY BE US		ADDITION		IS OR AD	MENDME	NTS				
∕ २ <u></u> ҬО-20	22 (1-98)									U.S Pat	DEPART	MENT O		RCE

.

Ϋ́Υ Υ	
	- () () () () () () () () () () () () ()
	IN THE UNITED STATES PATENT AND TRADEMARK OFFICE 26 19
' - /	R. Not
. /	In re DIVISIONAL Application of .)
	Yoshiharu HIRAKATA et al)
	Based On Serial No. 09/361,218) Art Unit: 2871
	Which was filed: July 27, 1999) Examiner: D. Nguyen
	For: CONTACT STRUCTURE)
	PRELIMINARY AMENDMENT
	Honorable Assistant Commissioner for Patents
	Washington, D.C. 20231
and the second sec	Sir:
the second se	
	Please amend the subject application as follows:
	IN THE SPECIFICATION:
· []	
	Before the first sentence of the specification, insert This application is a
	Divisional of Application Serial No. 09/361,218 filed July 27, 1999; which itself is a
AI	Divisional of Serial No. 09/046,685 filed March 24, 1998 now U.S Patent
1'	5,982,471

<u>REMARKS</u>

This application has been amended to include the continuing application data thereof.



.

Docket No.: 0756-2237

Examination on the merits is requested.

Respectfully submitted,

- 2 -

Eric J. Robinson Registration No. 38,285

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110

EJR/sas

erer

Exhibit 1002, page 110

I

Docket No.: 0756-2237

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re **Divisional** Application of Yoshiharu HIRAKA et al Based On Serial No.: 09/361,218 Which was filed: July 27, 1999 For: CONTACT STRUCTURE

))) Art Unit: 2871 Examiner: D. Ngüyen)

INFORMATION DISCLOSURE STATEMENT

)

Honorable Assistant Commissioner for Patents

Washington, D.C. 20231

Sir:

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, it is requested that the reference listed on the attached Form PTO-1449 be made of record in the above-identified application.

The references listed on the attached Form PTO-1449 were cited in parent application Serial Nos. 09/361,218, 09/046,685.

Respectfully Submittetd,

Eric J. Robinson Registration No. 38,285

Nixon Peabody LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110

ERJ/sas

NVA157161.1



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

.

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

	·				<u>- F 2 94</u> 2
APPLICATION NO.	FILING DATE	FIRST NAMED	INVENTOR		ATTORNEY DOCKET NO.
09/734,177	12/12/00	HIRAKATA		Y	0756-2237
_					EXAMINER
022204 NIXON PEAB	ODY, LLP	MMC2/0228 '		NGUYEN	I, D
8180 GREEN	SBORO DRIVE			ART UNIT	PAPER NUMBER
SUITE 800 MCLEAN VA	22102			2871	A
				DATE MAILED:	02/28/01
					V.

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95) *U.S. GPO: 2000-473-000/44602

•

ş --

5

1- File Copy

)		
{	Application No. 09/734,177	Applicant(s)	Hirakata e	tal.
Office Action Summary	Examiner Dung Ngu		Group Art Unit 2871	
Responsive to communication(s) filed on				
This action is FINAL .				
Since this application is in condition for allowance in accordance with the practice under <i>Ex parte Q</i>	-		n as to the me	rits is closed
A shortened statutory period for response to this act is longer, from the mailing date of this communication application to become abandoned. (35 U.S.C. § 13) 37 CFR 1.136(a).	on. Failure to respond with	hin the period	for response v	vill cause the
Disposition of Claims				
X Claim(s) <u>1-30</u>	· · · · · · · · · · · · · · · · · · ·	is/are (pending in the a	pplication.
Of the above, claim(s)				
Claim(s)				
🕅 Claim(s) <u>1-30</u>				
Claim(s)).
Claims				
 ☐ The specification is objected to by the Examine ☐ The oath or declaration is objected to by the E Priority under 35 U.S.C. § 119 ☑ Acknowledgement is made of a claim for forei ☑ All □ Some* □ None of the CERTIFIE □ received. ☑ received in Application No. (Series Code □ received in this national stage applicatio *Certified copies not received: □ Acknowledgement is made of a claim for dom Acknowledgement is made of a claim for dom 	ixaminer. ign priority under 35 U.S.C D copies of the priority do e/Serial Number) <i>09/3</i> in from the International Bu	cuments hav 361,218 ureau (PCT R	e been ule 17.2(a)).	•
 Notice of References Cited, PTO-892 Information Disclosure Statement(s), PTO-144 Interview Summary, PTO-413 	9, Paper No(s). <u>3</u>			
 Notice of References Cited, PTO-892 Information Disclosure Statement(s), PTO-1449 Interview Summary, PTO-413 Notice of Draftsperson's Patent Drawing Revie Notice of Informal Patent Application, PTO-152 	ew, PTO-948	PAGES		

Application/Control Number: 09/734,177

Art Unit: 2871

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321© may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-30 are rejected under the judicially created doctrine of obviousness-type double

patenting as being unpatentable over claims 12-22 of U.S. Patent No. 5,982,471. Although the

conflicting claims are not identical, they are not patentably distinct from each other because both

the application and the patent disclose the same liquid crystal display contact structure.

3. Claims 1-30 are rejected under the judicially created doctrine of obviousness-type double

patenting as being unpatentable over claims 51-60 of U.S. Patent No. 6,177,974. Although the

conflicting claims are not identical, they are not patentably distinct from each other because both

the application and the patent disclose the same liquid crystal display contact structure.

ł

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Dung Nguyen whose telephone number is (703) 305-0423.

DN 02/24/2000

14

m L. Seles

William L. Sikes Supervisory Patent Examiner Group 2871

Notice of Refe DOCUMENT NO. 6,177,974		Application No. 09/734,177 Examiner Dung Ngu J.S. PATENT DOCUMENTS NAM Hirakata		Hirakat Group Art Un 2871	it	Page 1 of 1 SUBCLASS 155
DOCUMENT NO.	DATE	Dung Ngu J.S. PATENT DOCUMENTS NAMI	et al.		CLASS	SUBCLASS
	DATE	NAMI	et al.	and the second second second		
			et al.	and the second		
6,177,974	1/2001	Hirakata	and the second second		349	155
· · · · · · · · · · · · · · · · · · ·			and the second s			
		· · · · · · · · · · · · · · · · · · ·		10		
					1	
					++	
		<u> </u>			<u> </u>	
	-	· · · · · · · · · · · · · · · · · · ·			++	<u> </u>
					<u> </u>	
	FOR	EIGN PATENT DOCUMENTS			<u> </u>	
DOCUMENT NO.	DATE	COUNTRY	NAME		CLASS	SUBCLASS
				_		
	NC	N-PATENT DOCUMENTS			<u> </u>	
	DOCUMENT (Including Au	thor, Title, Source, and Pertinent Pag	es)			DATE
				· .		
		· · · · · · · · · · · · · · · · · · ·				
· · · · · · · · · · · · · · · · · · ·				· · · · ·		
······································		***				
	DOCUMENT NO.	DOCUMENT NO. DATE	DOCUMENT NO. DATE COUNTRY	DOCUMENT NO. DATE COUNTRY NAME	DOCUMENT NO. DATE COUNTRY NAME	DOCUMENT NO. DATE COUNTRY NAME CLASS Image: Country image:

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)

Notice of References Cited

Part of Paper No. ____4



PTO/SB/08A	(08-00)
1 10/02/0011	(00 00)

Please type	a plus sigr	n (+) inside	e this bo	$x \rightarrow \Box$					PTO/SB/08A (08-00)	
									/31/2002. OMB 0651-0031 TMENT OF COMMERCE	
Under the Par	erwork Red	duction Act	of 1995,	no persons ar	e requir	ed to respond to a collection of i			valid OMB control number.	
Substitute	for form 14	49A/PTO					Complete			
INFO	рмат	TON I	DISC	LOSUF	E E	Application Number		Not Yet-	Assigned 09/034.177	
						Filing Date			Er 1 2, 2000	
51A1	ENTER	NI BY	APP	LICAN	L	First Named Inventor		Yoshiha	ru HIRAKATA et al	
	(use as m	any sheets d	as necess	ary)		Group Art Unit	The Party of the P	2871		
						Examiner Name	Fisher	D. Nguy	en	
Sheet	1	-	of	1		Attorney Docket Number		0756-223	37	
U.S. PATENT DOCUMENTS										
Examiner Initials [*]	Cite No. ¹	10.1	Name of Patentee or Applicant of Cited Document				Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear			
		Number	Contraction of the second	Kind Code ² (if known)						
DN		5,6,19,3			Tana	ka et al	04/1997			
DN		4,231,0			Bech		10/1980			
52	<u>a</u>				Bord		05/1976		5	
DN	Niela	5,742,00				p et al	04/21/1998			
DN	13	5,982,47				cata et al	11/09/1999			
ON		5,966,59	94		Adac	hi et al	10/12/1999		<u> </u>	
									· · · · · · · · · · · · · · · · · · ·	
						······································				
	-									
	<u> </u>	·								

					FC	DREIGN PATENT DOC	UMENTS		,	
Examiner Initials	Cite No. ¹			Name of Patentee or	Date of Publication of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant				
		Kind Code Office ³ Number ⁴ (if known)		Applicant of Cited Document	MM-DD-YYYY	Figures Appear	T6			
NOTINFILE		-wo-	97/06458-				02/20/1997-			-Full-
			· .	-						
			σ							
		đ	ŕ							
	 									
		1 1								
		7		-						
	1	<u>ų</u>		1	_	<u>l</u>	1		<u> </u>	L
Examiner Signature		ONG	IVYEN		-	_	ate onsidered	೦೭	123/01	


*EXAMINER Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

NVA29570.1

Signature



Sir:

The Official Action mailed February 28, 2001 has been received and its contents carefully noted. Claims 1-30 are pending in the present application.

With respect to the obviousness-type double patenting rejection as being unpatentable over U.S. Patents 5,982,471 and 6,177,974, Applicant is preparing and will file a Terminal Disclaimer in order to overcome this rejection. Applicant's undersigned attorney will forward the Terminal Disclaimer to the Examiner's attention upon receipt from Japan.

Should the Examiner believe that anything further would be desirable to place this application in better condition for allowance, the Examiner is invited to contact Applicant's undersigned attorney at the telephone number listed below.

Respectfully submitted,

Eric J. Robinson

Reg. No. 38,285

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110



ł



APPLICATION NO.	FILING D	ATE FIF	ST NAMED INVENTOR	ATTORNEY DOCKET NO.
09/734.177	12/12/00	НІКАКАТА	Y 0756-2237	
			-┐ [EXAMINER
022204 NIXON PEABODY	LLP	MM92/0705	NGUYEN . D	- Andrew Contraction
8180 GREENSBOR SUITE 800	O DRIVE		ART UN	
MCLEAN VA 2210	2		2871	10 Mar
			DATE MAILE 07/05/01	ED:

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

E 4		Application No. 09/734,177	Applicant(s) Hirakata	et al.
	Office Action Summary	Examiner	Art Unit	
		Dung Ngu		
	The MAILING DATE of this communication	on appears on the cover sheet v	with the correspondence add	ress
Period	for Reply			
	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATIO		MONTH(S) FROM	
- Exte	nsions of time may be available under the provisi	ons of 37 CFR 1.136 (a). In no ev	ent, however, may a reply be	timely filed
	ter SIX (6) MONTHS from the mailing date of thi e period for reply specified above is less than thir		tutory minimum of thirty (30)	days will
	e considered timely.) period for reply is specified above, the maximur	n statutory period will apply and v	vill expire SIX (6) MONTHS from	m the mailing date of
60	ommunication. re to reply within the set or extended period for i			-
- Any	reply received by the Office later than three mon arned patent term adjustment. See 37 CFR 1.70	ths after the mailing date of this c		
Status				
1) 🔀	Responsive to communication(s) filed on	<u>May 31, 2001</u>		
2a) 🗌	This action is FINAL. 2b)	This action is non-final.		
3) 🗆	Since this application is in condition for a closed in accordance with the practice u	•	· •	he merits is
Disposi	tion of Claims			
4) 🗙	Claim(s) <u>1-30</u>		is/are pending in t	ne application.
4	4a) Of the above, claim(s)		is/are withdrawn	from consideration
5) 🗆	Claim(s)		is/are allowed	d.
6) 💢	Claim(s) <u>1-30</u>		is/are rejecte	d.
7) 🗆	Claim(s)		is/are objecte	ed to.
8) 🗆	Claims	are sub	ject to restriction and/or e	lection requiremer
Applica	ntion Papers			
9) 🗆	The specification is objected to by the Ex	kaminer.		
10) 🗌	The drawing(s) filed on	is/are objected to by the	Examiner.	
11)	The proposed drawing correction filed or	nis: a)[approved b) disappro	oved.
12)	The oath or declaration is objected to by	the Examiner.		
Priority	under 35 U.S.C. § 119			
13)	Acknowledgement is made of a claim for	r foreign priority under 35 U.S	5.C. § 119(a)-(d).	
a) [∃ All b)□ Some* c)□ None of:			
	1. Certified copies of the priority docu	ments have been received.	•	
	2. Certified copies of the priority docu		:	· · ·
	3. Copies of the certified copies of the application from the Internate the attached detailed Office action for	tional Bureau (PCT Rule 17.2(a)).	Stage
14)				
Attachm	ent(s)			
_	otice of References Cited (PTO-892)	18) 🗌 Interview Summan	/ (PTO-413) Paper No(s).	
16) 🗌 N	otice of Draftsperson's Patent Drawing Review (PTO-948)	19) 🗌 Notice of Informal	Patent Application (PTO-152)	
17) 🗌 In	formation Disclosure Statement(s) (PTO-1449) Paper No(s).	20) 🚺 Other:		

Applicant's response dated 05/31/2001 has been received and entered.

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

In view of the newly discovered, rejections based on the newly cited reference follow:

Specification

1. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 4,9,14,19,24 and 29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding the above claims, it is confusing and unclear how a fourth conductive film can be formed between a third conductive film and a second conductive film. According to the specification and drawings, the fourth conductive film (i.e., a black matrix) is formed on a second substrate and the third conductive film (i.e., the common electrode) is formed over the Application/Control Number: 09/734,177

Page 3

Art Unit: 2871

fourth conductive film. Therefore, it is assumed for the purpose of the examination the fourth

conductive film forming between the third conductive film and the second substrate.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371[©] of this title before the invention thereof by the applicant for patent.

5. Claims 1, 4-6, 9-11, 14-16, 19-21, 24-26 and 29-30 are rejected under 35 U.S.C. 102(e)

as being anticipated by Lee et al., US Patent No. 6,219,124.

The above claims are anticipate by Lee et al. figure 1 which discloses a liquid crystal

display device comprising:

• a first substrate (1);

• a first interlayer insulating film (3);

• a first conductive film (5);

• a second interlayer insulating film (7) having at least two openings (A and B), wherein the first

conductive film is connected with the second conductive film in the openings;

• a second conductive film (9);

• a second substrate (19);

• a third conductive film (17);

• a fourth conductive film (13) forming between the third conductive film and the second substrate;

• a plurality of conductive spacers (11), wherein the conductive spacers contacted with both the second conductive film and the third conductive film.

It should be noted that of the filling date of the US Patent No. 6,219,124 (04/10/1997) is after the foreign priority date of the instant application. If Applicants wish to overcome such prior art, then sworn translation of the foreign priority documents will need to filed with the response to this Office Action.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 2-3, 7-8, 12-13, 17-18, 22-23 and 27-28 are rejected under 35 U.S.C. 103(a) as

being unpatentable over Lee et al., US Patent No. 6,219,124.

Regarding claims 2, 7, 12, 17, 22 and 27, Lee et al. disclose the claimed invention as described above except for the gold based material for spacers. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use a gold based

Page 4

material as a conductive material for a conductive spacer, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin, 125 USPQ 416.*

Regarding claims 3, 8, 13, 18, 23 and 28, Lee et al. disclose the claimed invention as described above except for the second interlayer insulating comprising an organic resin selected from the group consisting of polyimide, polyamide, polyimidamide and acrylic resin. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use an organic material (e.g., acrylic resin, polyimide, polyamide) for an interlayer insulating film, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin, 125 USPQ 416.*

Double Patenting

8. Claims 1-30 stand rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 12-22 of U.S. Patent No. 5,982,471, as stated in the previous office action.

9. Claims 1-30 stand rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 51-60 of U.S. Patent No. 6,177,974, as stated in the previous office action.

Applicants' response to the double patenting rejection (response dated 05/31/2001) is acknowledged.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Dung Nguyen whose telephone number is (703) 305-0423. The fax phone number for this Group is (703) 308-7722.

Any information of a general nature or relating to the status of this application should be directed to the group receptionist whose telephone number is (703) 308-0956.

DN 07/02/2001

- - - -

,

Hellion & Seke

William L. Sikes Supervisory Patent Examiner Group 2871

	Applicant/Patent Hirakata et al.	Application/Contr 09/	ol No. 734,177
 Notice of References Cited	Examiner Dung Nguyen	Art United	Page 1 of 1
U.S.	PATENT DOCUMENTS		

U.S. PATENT DOCUMENTS

	Document Number Country Code-Number-Kind Code	Date MM-YYYY'	Name	Cla	ssification ²
A	6,219,124	4/2001	Lee et al.	349	147
8					
С					
 D					
E					
F					
G					
н					
1					
J					
к					
L					
м					

FOREIGN PATENT DOCUMENTS

	Document Number Country Code-Number-Kind Code	Date MM-YYYY ¹	Country	Name	Classification ²
N					
0					
Р					
٩					
R					
s					
т					

NON-PATENT DOCUMENTS

	Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
U	
v	
w	
x	

* A copy of this reference is not being furnished with this Office action. See MPEP \$ 707.05(a). ¹ Dates in MM-YYYY format are publication dates. ² Classifications may be U.S. or foreign.

U. S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 6

GAU 287.

PTO/SB/21 (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Please type a plus sign (+) inside this box \rightarrow [+]

17

Fee Attached

After Final

Document(s)

Firm

or

ш

Individual name

Application Number 09/734,177 TRANSMITTAL **Filing Date** December 12, 2000 FORM **First Named Inventor** (to be used for all correspondence after initial filing) Yoshiharu HIRAKATA et al. Group Art Unit 2871 Examiner Name D. Nguyen Total Number of Pages in This Submission Attorney Docket Number 740756-2237 ENCLOSURES (check all that apply) Fee Transmittal Form After Allowance Communication to Group Assignment Papers RECEIVED OCT 11 ZUUT TC 2800 MAIL ROOM (for an Application) Other Drawing(s) Amendment / Reply Licensing-related Papers Petition Petition to Convert to a Affidavits/declaration(s) **Provisional Application** Extension of Time Request Power of Attorney, Revocation Change of Correspondence Express Abandonment Request Address Information Disclosure Statement Terminal Disclaimer Request for Refund Certified Copy of Priority CD, Number of CD(s) Response to Missing Parts/ Remarks The Commissioner is hereby authorized to charge any additional fees Incomplete Application required or credit any overpayments to Deposit Account No. 19-2380 for Response to Missing Parts the above identified docket number. under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Luan C. Do, Reg. No. 38,434 Nixon Peabody LLP 8180 Greensboro Drive Suite 800

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Signature 2001 October Date **CERTIFICATE OF MAILING** I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date: Type or printed name Signature Date October 5, 2001


McLean.NA

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

NVA199621.1

Approval for use through 103/12/02_OMB 0651-0 FEE TRANSMITTAL FOR FY 2001 Applications Number FOR FY 2001 Description Description Other for use theyes to annual revision OTAL ANOLOTY PAYNET Emergence of Annual revision Other for use theyes to annual revision OTAL ANOLYTO PAYNET Emergence of the rest and revision Other for use theyes to annual revision Optimization of the rest and revision	.				PTO/SB/17 (11-
FEE TRANSMITTAL FOR FY 2001 Application Number 09/734,177 Pling 50a December 12, 2000 Think Named Incessor Think Named Incessor Think Named Incessor Total ANOUND PAYNENT Total ANO	·			proved for use through 10/31/2002	. OMB 0651-00
PLE TRANSPORT TALL FOR FY 2001 Provide free are subject to summal revision. CTAL AMOUNT OF PAYNENT (S) 11000 TATE AMOUNT OF PAYNENT (C) The communication bench and revision. (TAL AMOUNT OF PAYNENT) (S) 11000 (E) The communication bench and revision. (F) The communication. (F) The communicati	3 / -	Application Number			
FOR FY 2001 Posent fies are nublect to annual revision OTAL ANOUNT OF FAVINET Constant of the second	FEE TRANSMITTAL				
Patent fies are subject to annual revision. D. Nguyen Group Art MUNIX (5) 110.00 Attorney Docket No. 740756-2237 METHOD OF PAYNENT (5) 110.00 Attorney Docket No. 740756-2237 METHOD OF PAYNENT (5) 110.00 FEE CALCULATION (continued) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7				· ·	
Particle for a ser subject to anomal revision. Comp Art Unit. 2217 OTAL AMOUNT OF PAYMENT (8) 10.00 Attomety Docket No. 740756-2237 METHOD OF PAYMENT (8) 10.00 Attomety Docket No. 740756-2237 METHOD OF PAYMENT (9) 10.00 Attomety Docket No. 740756-2237 Comp Art Link: (9) 2380 (9) 10.00 Attomety Docket No. 740756-2237 Peaking and the operation of the Payment of	FUR F Y 2001				
OTAL AMOUNT OF PAYMENT (5) 110.00 Atomoy Decket No. 740756-2237 METHOD OF PAYMENT FEE CALCULATION (continued) FEE CALCULATION (continued) Be mad cedit any occapyments if the provide the				l	
FEE CALCULATION (continued) FEE CALCULATION (continued) FEE CALCULATION (continued) Control of the section of					
Nume 05 330 250 65 Surdrage - late flips for ear oth the second respective flips for ear othe second	OTAL AMOUNT OF PAYMENT (\$) 110.00	Attorney Docket No.	740756-22		<u>~~~~</u>
Nume 05 330 250 65 Surdrage - late flips for ear oth the second respective flips for ear othe second	METHOD OF PAYMENT	T	FEE CALCU	JLATION (continued)	S. S
Nume 05 330 250 65 Surdrage - late flips for ear oth the second respective flips for ear othe second	The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	Large S	mall	× 00	1.14
Deposit Account Nixon Peabody LLPL & PRANT 105 190 255 65 Surdarg = Let Bing Fee r authom Image Surdarg = Let Bing Fee r authom <th< td=""><td>Deposit Account Number</td><td>Fee Fee Fee F</td><td>ee</td><td>ription</td><td>Fee Paid</td></th<>	Deposit Account Number	Fee Fee Fee F	ee	ription	Fee Paid
Name 139 130 139 130 Non-Equipidant classical Image Ary Additional Fee Required Under 37 CFR 116 and 1.17 1 2,200 For filing a required free free recentration 11 Applicant claims small entity status. 113 1,840° 114 114 114 114 114 114 114 114 114 114 114 114 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 116 114 <t< td=""><td></td><td>105 130 205</td><td>65 Surcharge - late fil</td><td>ing fee or oath</td><td>الح ا</td></t<>		105 130 205	65 Surcharge - late fil	ing fee or oath	الح ا
Interpretation 147 2.30 147 2.30 147 2.30 15 12 920* Requesting publication of SIR prior to Examine action Interpretation Applicant claims small emity stats. 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 112 920* 113 116 400 200 200 Extension for rephy within fifth month 116 116 400 200 200 Extension for rephy within fifth month 117 110 <	Deposit Account Name Name			-	3
Under 37 CFR 1.6 and 1.17 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 113 1,440* 1,35 1,35 25 55 1,440 113 1,440 1,35 1,440 113 1,440* 113 1,440* 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,35 1,440 1,440 1,440 1,440 1,440 1,440 1,440 1,45 1,450 1,460 1,450 1,450 1,450 1,450 1,450 1,450	Charge Any Additional Fee Required	,			
Applicat claims small entity stats. 115 110 215 55 Extension for reply within first month B Payment Enclosed: 116 110 215 55 Extension for reply within first month B Check Credit Card Money Other Other Check Credit Card Money Other Other Display Check Credit Card Money Other Display Check Credit Card Money Other Display Check Credit Card Money Other Display Display Display Display Display Display BASIC FILING Fee Peal Peel Peel Display Display <t< td=""><td>Under 37 CFR 1.16 and 1.17</td><td></td><td></td><td>·</td><td><u> </u></td></t<>	Under 37 CFR 1.16 and 1.17			·	<u> </u>
Best Pork 137 Enclosed: Infe 400 200 200 Extension for reply within second month B Check Credit Card Manacy Other Order Difference Difference <tdd< td=""><td>represent claims small entry status.</td><td></td><td></td><td></td><td></td></tdd<>	represent claims small entry status.				
IP Prymeric Laclosed: Money Order Money Order International Control Conter Control Conterecon Control Control Contr	See 37 CFR 1.27				
B Check Credit Card Moley Other Order Order Order Order The Credit Card CULATION BASIC FILENCE Large Early Small Entity Fee Fee Fee Fee Description Code (5) Fee Paid 101 740 201 370 Unity filing fee 103 102 320 210 140 Request for onl hearing 103 102 320 210 140 Request for onl hearing Image Carly State 103 18 203 220 160 Filing a brief in support of an appeal Image Carly State 120 320 220 160 Filing a brief in support of an appeal 104 107 510 070 Reissue filing fee Image Carly State Image Carly State 114 160 214 80 Provisional filing fee Image Carly State Image Carly State <td< td=""><td>Payment Enclosed:</td><td>116 400 200</td><td>200 Extension for reply</td><td>within second month</td><td></td></td<>	Payment Enclosed:	116 400 200	200 Extension for reply	within second month	
Order 118 1,440 720 720 Extension for reply within furth month BASIC FILING FEE 119 320 2219 160 Notice of Appeal 107 500 300 205 165 Design filing fee 121 230 221 140 Request for or alhearing 101 740 201 370 Unity filing fee 133 1,510 Petition to revive - univicitable 111 108 208 221 140 Request for oral hearing 112 120 220 160 Filing foe 113 1,510 Petition to revive - univicitable 114 120 220 240 400 Unity issue fee 114 120 220 240 400 Unity issue fee 114 120 230 Design filing fee 122 130 Petition to revive - univicitable 114 120 240 400 Unity issue fee 121 120 120 120 120 120 120 120 120 120 12	Check Credit Card Money Other	117 920 460	160 Extension for reply	within third month	
BASIC FILING FEE 119 320 219 160 Notice of Appeal Large Entity Fee Fee Fee Peer Fee Fee Peer Peer <td></td> <td>118 1,440 720</td> <td>720 Extension for reply</td> <td>within fourth month</td> <td></td>		118 1,440 720	720 Extension for reply	within fourth month	
Large Entity Small Entity Fee Fe	FEE CALCULATION	128 1,960 228	980 Extension for reply	within fifth month	
Fee Fee Fee Paid 101 740 201 370 Utility filing fee 111 138 1,510 138 1,510 Petition to revive - unavidable 111 105 302 205 155 Design filing fee 114 1,280 241 640 Petition to revive - unavidable 111 108 740 208 370 Reissue filing fee 114 1,280 241 640 Petition to revive - unavidable 114 122 230 Design filing fee 114 1280 242 640 Utility issue fee (or reissue) 114 141 1280 242 440 Utility issue fee 114 122 130 122 130 122 130 122 130 122 130 122 130 122 130 122 130 122 130 122 130 124 180 280 140 181 40 811 40 811 40 811 40	BASIC FILING FEE				
Code (s) Code (s) Fee Paid 12 280 221 140 Request for only and reing 101 740 201 370 Utility filing fee 138 1,510 138 1,510 Petition to revice - unavoidable 107 510 207 255 Plant filing fee 141 1.280 241 640 Detition to revice - unavoidable 114 160 214 80 Provisional filing fee 143 460 242 640 Utility issue fee (or reissue) 143 144 620 244 640 Utility issue fee 114 160 214 80 Provisional filing fee 142 130 121 130 Petitions to revice - unavoidable 114 160 214 80 Provisional filing fee 143 460 242 640 Utility issue fee 122 130 121 130 Petitions to revice - unavoidable 122 130 122 130 Perocessing fee under 37 CR 1.17(q) 126 180 126 180 Submission of Information Disclosure Stmt 123 50 Perocessing fe	Large Entity Small Entity			pport of an appeal	
Cade (s) Cade Cade<	•	121 280 221	40 Request for oral he	aring	
101 101 101 101 101 240 55 Petition to revive - unavoidable 103 103 104 205 105 Provisional filing fee 114 128 241 640 Petition to revive - unavoidable 114 160 214 80 Provisional filing fee 143 140 240 55 Petition to revive - unavoidable 114 160 214 80 Provisional filing fee 143 460 242 640 Utility issue fee 114 160 214 80 Provisional filing fee 143 460 243 210 Design issue fee 121 130 123 50 123 50 Processing fee under 37 CR 1.17(a) 126 180 Submission of Information Disclosure Stmt 116 740 246 370 Filing a submission after final rejection (37 CFR § 1.29(a) 116 740 246 370 Filing a submission after final rejection (37 CFR § 1.29(a) 110 18 203 9 Claims in excess of 20 00 169 900			-	-	
103 3.50 200 103 Delign Iming fee 103 7.00 255 Plant filing fee 141 1.280 241 640 Petition to revive - unintentional 108 740 208 370 Reissue filing fee 141 1.280 242 640 Utility issue fee 141 114 160 214 80 Provisional filing fee 141 1.280 242 640 Utility issue fee Ital 128 224 640 Plant issue fee 142 1.280 242 640 Utility issue fee Extra Claims below Fee Fee Fee from Extra Claims below Fee Peid 122 130 Plant issue fee 123 50 123 50 Processing fee under 37 CR 1.17(a) 126 180 Submission of Information Disclosure Stmt 123 126 180 Submission of Information ion Stopporties) 126 180 Submission after final rejection (37 CFR § 1.12(a) 127 130 70 70 70 70 70 70 70 70 70 70 70 70 7	· · ·				
107 310 207 233 Finit Img rec 110 107 310 207 233 Finit Img rec 114 160 214 80 Provisional filing fee 143 460 243 230 Design issue fee 114 160 214 80 Provisional filing fee 143 460 243 230 Design issue fee 114 160 214 80 Provisional filing fee 144 620 244 310 Plant issue fee 122 130 Petitions to the Commissioner 122 130 Petitions to the Commissioner 123 50 125 50 Processing fee under 37 CR 1.17(q) 126 180 Submission of Information Disclosure Stmt sependent -3** = 146 740 246 370 Filing each patent assignment per property (times number of properties) large Entity Small Entity Small Entity Small Entity 149 740 249 370 For each additional invention to be examined (37 CFR § 1.17(q) 103 18 203 9 Clai					
100 1		,			
114 100 214 80 Provisional liming ree 144 620 244 310 Plant issue fee SUBTOTAL (1) (\$)00 EXTRA CLAIM FEES Extra Claims below Fee Paid Listra Claims below Fee Paid Extra Claims below Fee Paid Listra Claims below Fee Paid Listra Claims below Fee Paid List colspan="2">Continue Examination Disclosure Stmt Stmatter Claims Strate Claims or colspan="2">Stmatter Claims C	108 740 208 370 Reissue filing fee			reissue)	
SUBTOTAL (1) (\$)00 122 130 Petitions to the Commissioner EXTRA CLAIM FEES Fee from 123 50 Processing fee under 37 CR 1.17(q) 126 180 126 180 Submission of Information Disclosure Stmt idependent -3** = X = 116 740 246 370 Fling a submission after final rejection (37 CFR § 1.129(a)) idependent -3** = X = 146 740 249 370 For each additional invention to be examined (37 CFR § 1.129(a)) Large Entity Small Entity Fee Fee Fee Fee Fee Fee Fee Fee Fee Fee Fee Fee Fee Fee	114 160 214 80 Provisional filing fee		-		
SUBTOTAL (f) (3)00 EXTRA CLAIM FEES Fee from Extra Claims Ever a Claims tal Claims -20** 3.3** The pendent -3*** The pendent -3*** The pendent -10** The pendent 10** Resize of 20 10** Resize of 20					
Fee from Extra Claims below Fee Paid tal Claims -20** = X = tagendent -3** = X = aims -3** = X = aims = 146 740 246 370 File gas aubmission after final rejection (37 CFR § 1.129(a)) Large Entity Small Entity Fee Fee Fee Fee Pee Fee Pee Fee Pee Fee Fee Fee Pee Fee Pee Secription Code (\$) Code (\$) Code (\$) 149 740 249 370 For expedited examination (RCE) Image: Fee Pee Fee Pee Fee Pee Secription 103 18 203 9 Claims in excess of 20 169 900 Reguest for expedited examination of a design application 104 280 204 140 Multiple dependent claims in excess of 3 • <	SUBTOTAL (1) (\$)00	122 130 122	130 Petitions to the Col	mmissioner	
Extra Claims below Fee Paid tal Claims -20** = X = tependent -3** = X = inins -3** = X = uitiple Dependent = 146 740 246 370 Filing a submission after final rejection (37 CFR § 1.120(a)) litiple Dependent = 146 740 249 370 For each additional invention to be examined (37 CFR § 1.120(a)) Large Entity Small Entity Fee Fee Fee Description Code (5) Code (5) Code (5) 179 740 279 370 Request for expedited examination of a design application 103 18 203 9 Claims in excess of 20 169 900 Request for expedited examination of a design application 104 280 204 140 Multiple dependent claims in excess of 20 an over original patent SubtrortAL (3) (\$)110.00 110 18 210 9 ** Reissue claims in excess of 20 an over original patent CERTIFICATE OF MAILING 110 18 210 9 ** Reissue claims in excess of	EXTRA CLAIM FEES	123 50 123	50 Processing fee und	er 37 CR 1.17(q)	
tal Claims -20** = X = tependent -3** = X = aims aims = 146 740 246 370 Filing a submission after final rejection (37 CFR § 1.129(a)) lutiple Dependent = 146 740 246 370 Filing a submission after final rejection (37 CFR § 1.29(b)) Large Entity Small Entity = 147 740 249 370 For each additional invention to be examined (37 CFR § 1.29(b)) 103 18 203 9 Claims in excess of 20 169 900 Request for expedited examination of a design application 104 280 204 140 Multiple dependent claims over original patent \$110.00 109 84 209 42 ** Reissue claim of patent \$110.00 CERTIFICATE OF MAILING 110 18 210 9 ** Reissue claim of patent \$110.00 SUBTOTAL (2) (\$)00 Complete (if applicable) Thereby certify that this correspondence is bing depointed with the United States Postal Service with sufficient pareses a first class mail in an en		126 180 126	180 Submission of Info	rmation Disclosure Stmt	
dependent -3** = X = number of properties) number of properties) ultiple Dependent = 146 740 246 370 Filing a submission after final rejection (37 CFR § 1.129(a)) Large Entity Small Entity = 146 740 249 370 For each additional invention to be examined (37 CFR § 1.129(a)) Large Entity Small Entity Fee Fee<		581 40 581	40 Recording each pat	tent assignment per property (times	
aims § 1.129(a)) ultiple Dependent = Large Entity Small Entity Fee Fee Fee Fee Fee Fee 103 18 203 9 103 18 203 9 Claims in excess of 20 102 84 202 42 Independent claims in excess of 3 104 280 204 140 Multiple dependent claims over original patent Still 0.00 109 84 209 42 ** Reissue claims in excess of 20 and over original patent Still 0.00 110 18 210 9 ** Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING SUBTOTAL (2) (5)00 ** Registration No. Complete (<i>if applicable</i>) ** or number previously paid, if greater; For Reissues, see above Name: UBMITTED BY Complete (<i>if applicable</i>) ame (<i>Print/Type</i>) ILuan C . Do Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 grature Date October 5, 2001 Date October 5, 2001 <td></td> <td></td> <td>number of properti</td> <td>es)</td> <td></td>			number of properti	es)	
ultiple Dependent = 149 740 249 370 For each additional invention to be examined (37 CFR § 1.29(b)) Large Entity Small Entity Fee Description 179 740 279 370 Request for expedited examination (RCE) Image: Complete (Fee Image: Complete (Fee Image: Complete (Fee Fee Fee <td></td> <td>146 740 246</td> <td></td> <td>after final rejection (37 CFR</td> <td></td>		146 740 246		after final rejection (37 CFR	
Large Entity Small Entity Fee Fe		149 740 249		invention to be examined (37 CFR	
Fee F					
Code (\$) Code (\$) 103 18 203 9 Claims in excess of 20 102 84 202 42 Independent claims in excess of 3 104 280 204 140 Multiple dependent claims, if not paid 109 84 209 42 • Reissue independent claims over original patent 110 18 210 9 • * Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING 110 18 210 9 • * Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING 110 18 210 9 • * Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING 110 18 210 9 • * Reissues, see above Ibereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on October 5, 2001 UBMITTED BY Complete (if applicable) Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 gnature Date October 5, 2001 Date October 5, 2001 <td></td> <td>179 740 279</td> <td>370 Request for Contin</td> <td>ued Examination (RCE)</td> <td></td>		179 740 279	370 Request for Contin	ued Examination (RCE)	
103 18 203 9 Claims in excess of 20 102 84 202 42 Independent claims in excess of 3 104 280 204 140 Multiple dependent claims, if not paid 109 84 209 42 •* Reissue independent claims over original patent 110 18 210 9 •* Reissue claims in excess of 20 and over original patent 110 18 210 9 •* Reissue claims in excess of 20 and over original patent •* or number previously paid, if greater; For Reissues, see above (\$)00 •* *or number previously paid, if greater; For Reissues, see above Name: UBMITTED BY Complete (if applicable) arme (Print/Type) Luan (). Do Registration No. (Attorney/Agent) 38,434 Telephone gnature Date October 5, 2001	•	169 900 169	000 Request for expedi	ted examination of a design	
102 84 202 42 Independent claims in excess of 3 104 280 204 140 Multiple dependent claim, if not paid 109 84 209 42 ** Reissue independent claims over original patent 110 18 210 9 ** Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING SUBTOTAL (2) (\$)00 **or number previously paid, if greater; For Reissues, see above UBMITTED BY Complete (<i>if applicable</i>) ame (<i>Print/Type</i>) Luan Q. Do Registration No. 38,434 Telephone 703-790-9110 gnature Date October 5, 2001 Date October 5, 2001				· · · · · · · · · · · · · · · · · · ·	
104 280 204 140 Multiple dependent claim, if not paid 109 84 209 42 ** Reissue independent claims over original patent 110 18 210 9 ** Reissue claims in excess of 20 and over original patent SUBTOTAL (2) (\$)00 ** or number previously paid, if greater; For Reissues, see above Complete (if applicable) Telephone DBMITTED BY Complete (if applicable) Telephone 10 10 Addressed to October 5, 2001		Other fee (specify) Term	inal Disclaimer		\$110.00
109 84 209 42 ** Reissue independent claims over original patent 110 18 210 9 ** Reissue claims in excess of 20 and over original patent SUBTOTAL (2) (\$)00 ** or number previously paid, if greater; For Reissues, see above Complete (if applicable) Telephone JBMITTED BY Complete (if applicable) Telephone I claim () October 5, 2001	•				
original patent 110 18 210 9 ** Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING SUBTOTAL (2) (\$)00 **or number previously paid, if greater; For Reissues, see above DBMITTED BY Complete (if applicable) Registration No. (Attorney/Agent) grature	104 280 204 140 Multiple dependent claim, if not paid	* Reduced by Basic Filin	g Fee Paid	SUBTOTAL (3) (\$)110.00	
110 18 210 9 ** Reissue claims in excess of 20 and over original patent CERTIFICATE OF MAILING SUBTOTAL (2) (\$)00 1 hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on October 5, 2001 **or number previously paid, if greater; For Reissues, see above Name: Complete (if applicable) JBMITTED BY Complete (if applicable) Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 gnature Date October 5, 2001 Date October 5, 2001				<u> </u>	
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on October 5, 2001 **or number previously paid, if greater; For Reissues, see above Complete (if applicable) Name: UBMITTED BY Complete (if applicable) arne (Print/Type) Luan C. Do Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 gnature Date October 5, 2001					
SUBTOTAL (2) (\$)00 October 5. 201 **or number previously paid, if greater; For Reissues, see above			that this correspondence is	being deposited with the United States Postal	
UBMITTED BY Complete (if applicable) ame (Print/Type) Luan C. Do Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 gnature Date October 5, 2001	SUBTOTAL (2) (\$)00			we we continue to racine, westing	
UBMITTED BY Complete (if applicable) ame (Print/Type) Luan C. Do Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 ignature Date October 5, 2001	** or number previously paid if greater: For Reissues see above				
ame (Print/Type) Luan C. Do Registration No. (Attorney/Agent) 38,434 Telephone 703-790-9110 ignature Date October 5, 2001	or number previously part, it greater, for relissues, see above	Name:			
ignature (<i>Print Type</i>) (<i>Attorney/Agent</i>) Telephone Date October 5, 2001					
ignature Date October 5, 2001	lame (Print/Type) Luan Q. Do		38,434	Telephone 703-790-9110)
		(Attorney/Agent)		·	
VA199620.1				Uctober 5, 20	<u>01</u>
VA199620.1					
VA199620.1					
VA199620.1					
	VA199620.1				

Exhibit 1002, page 128




9. (Amended) An active matrix display device according to claim 6, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second substrate.

⁻⁻ 14. (Amended) An active matrix display device according to claim 11, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second substrate.

4 19. (Amended) An active matrix display device according to claim 16, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second substrate.

NVA199485.1



¹ ¹/₂4. (Amended) An active matrix display device according to claim 21, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second substrate.

29. (Amended) An active matrix display device according to claim 26, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second substrate.

REMARKS

At the outset, the Examiner is thanked for the review and consideration of the present application.

The Official Action mailed July 5, 2001 has been received and its contents carefully noted. Claims 1-30 are pending in the present application, of which claims 1, 6, 11, 16, 21, and 26 are independent.

Referring now to the Office Action, claims 4, 9, 14, 19, 24, and 29 are rejected under 35 U.S.C. § 112, second paragraph, as allegedly indefinite for failing to particularly point out and distinctly claim the subject matter which Applicants regard as the invention. More particularly, the Office is unclear how a fourth conductive film can be formed between a third conductive film and a second conductive film. In response, Applicants have amended claims 4, 9, 14, 19, 24, and 29, as shown above, to recite that the fourth conductive film is formed between the third conductive film and the second substrate.

Claims 1, 4-6, 9-11, 14-16, 19-21, 24-26, and 29-30 are rejected under 35 U.S.C. § 102(e) as allegedly anticipated by Lee et al. (U.S. Patent No. 6,219,124). In response, Applicants are in the process of preparing a verified full English translation of priority document of JP 9-094606 having a priority date of March 27, 1997, which predates the issue date of April 17, 2001 of Lee et al. As soon as the verified English translation is available, Applicants will forward the same to the Office.

Claims 1-30 stand rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 12-22 of U.S. Patent No. 5,982,471 and claims 51-60 of U.S. Patent No. 6,177,974. In response, Applicants are submitting herewith a terminal disclaimer.

In view of the submission of the amendments, the terminal disclaimer, and the the pending submission of the verified English translation, as stated above, Applicants respectfully request reconsideration and withdrawal of the § 112, second paragraph, rejection, the § 102(e) rejection, and the double patenting rejections.

Should the Examiner believe that anything further would be desirable to place this application in better condition for allowance, the Examiner is invited to contact Applicant's undersigned attorney at the telephone number listed below.

Respectfully submitted,

Luan C. Do Reg. No. 38,434

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 (703) 790-9110

1

VERSION WITH MARKINGS TO SHOW CHANGES MADE

- 4 -

Please amend claims 4, 9, 14, 19, 24 and 29 as follows:

4. (Amended) An active matrix display device according to claim 1, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] substrate.

9. (Amended) An active matrix display device according to claim 6, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] substrate.

14. (Amended) An active matrix display device according to claim 11, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] <u>substrate</u>.

19. (Amended) An active matrix display device according to claim 16, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] <u>substrate</u>.

24. (Amended) An active matrix display device according to claim 21, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] <u>substrate</u>.

29. (Amended) An active matrix display device according to claim 26, wherein said active matrix display device further comprises a fourth conductive film between said third conductive film and said second [conductive film] <u>substrate</u>.

NVA199485.1

 فراهه بله ۲۰۰۰ ۲۰۰۰		Schane
s Nj		-1- 10-18-01
	OIPE CIT	g Turmnal
•	UL D 5 2011 LI LI	Docket No. 0756-2237
	SATENT & TO OFFINE	
	IN THE UNITED STATES PA	TENT AND TRADEMARK OFFICE
In re PA	ATENT application of	SRECHMOLOGY CEL
Yoshih	aru HIRAKATA et al.	
Serial N	No. 09/734,177	B Art Unit: 2871
Filed:	December 12, 2000) Examiner: D. Nguyen
For:	CONTACT STRUCTURE	

TERMINAL DISCLAIMER

Honorable Assistant Commissioner for Patents Washington, D. C. 20231 CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>October 5, 2001</u>

Sir:

I, Dr. Shunpei Yamazaki, having a place of business at Semiconductor Energy Laboratory Co., Ltd., 398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan, state that I am authorized to sign on behalf of the assignee of this invention and that the Assignment referred to below has been reviewed and certify that, to the best of my knowledge and belief, the entire right, title and interest in the above-identified application is in the name of Semiconductor Energy Laboratory Co., Ltd. by virtue of an Assignment recorded in the U.S. Patent and Trademark Office at Reel 9256, Frame 0091.

Semiconductor Energy Laboratory Co., Ltd. hereby disclaims, except as provided below, the terminal part of the statutory term of any patent granted on the instant application, which would extend beyond the expiration date of the full statutory term defined in 35 U.S.C. 154 to 156 and 173, as presently shortened by any terminal disclaimer, of prior Patent Nos. 5,982,471 and 6,177,974.

10/09/2001 EABUBAK1 00000069 09734177 01 FC:148 110.00 DP

> . بند . •

Semiconductor Energy Laboratory Co., Ltd. hereby agrees that any patent so granted on the instant application shall be enforceable only for and during such period that it and prior Patent Nos. 5,982,471 and 6,177,974 are commonly owned. This agreement runs with any patent granted on the instant application and is binding upon the grantee, its successors or assigns.

-2-

In making the above disclaimer, Semiconductor Energy Laboratory Co., Ltd. does not disclaim the terminal part of any patent granted on the instant application that would extend to the expiration date of the full statutory term as defined in 35 U.S.C. 154 to 156 and 173 of the prior patent, as presently shortened by any terminal disclaimer, in the event that it later expires for failure to pay a maintenance fee, is held unenforceable, is found invalid by a court of competent jurisdiction, is statutorily disclaimed in whole or terminally disclaimed under 35 CFR 1.321, has all claims cancelled by a reexamination certificate, is reissued, or is in any manner terminated prior to the expiration of its full statutory term as presently shortened by any terminal disclaimer.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

07/19/2001

Date

Ś

TERMINAL DISCLAIMER

OCT 1 8 2001

TECHNOLOGY CENTER 2800 SPECIAL PROGRAM CENTER

Name: Shunpei Yamazaki

Title: President Company Name: Semiconductor Energy Laboratory Co., Ltd

Sharon Hoppe Supervisory Legal Instrumental Examiner Technology Center 2800 Paralizal Speciestst

Exhibit 1002, page 134

OIPE CIER	(+) inside this t	(´·			(28-
Under the Paperwork Reduction Act of			U.S. Patent and Trader	nark Off	or use through 10/31/20	VT OF COMMERCE
			Application Number		09/734,177	
TRANSMITTAL FORM			Filing Date		December 12, 2000	
FUN (to be used for all correspon		al filing)	First Named Inventor		Yoshiharu HIRAKATA et al.	
	·		Group Art Unit		2871	
		ĺ	Examiner Name		D. Nguyen	· · · · · · · · · · · · · · · · · · ·
Total Number of Pages in This	Submission		Attorney Docket Numbe	r	740756-2237	
		ENCLOSU	RES (check all that appl	y)		
Fee Transmittal Form Fee Attached Amendment After Final After Final Kettension of Time Request Express Abandonment Request Certified Copy of Priority Document(s) Response to Missing Parts/ Incomplete Application Response to Missing Parts/ under 37 CFR 1.52 or 1.5	est	(for an A Drawing Licensin Petition Provisio Power o Change Address Termina Cover) Request	ig-related Papers to Convert to a nal Application f Attorney, Revocation of Correspondence I Disclaimer (original w/	_	After Allowance Commu	
Firm or Individual name	Luan C. Do Nixon Peat	oody LLP nsboro Drive	ICANT, ATTORNEY,	OR AC	<u>GENT</u>	
Signature	ġ,	5/				
Date	October 11	, 2001				
		CERTIFIC	CATE OF MAILING			
I hereby certify that this correspondenvelope addressed to: Commissio	lence is being d ner for Patents,	eposited with th Washington, D	e United States Postal Serv C 20231 on this date:	vice with	sufficient postage as fir	st class mail in an
Type or printed name						
Signature				D	Pate	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

Z

ï

.

OT 1 1 2001 2

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)

In re Application of

Group Art Unit: 2871

Yoshiharu HIRAKATA et al.

Examiner: D. Nguyen

Serial No.: 09/734,177

Filed: December 12, 2000

For: CONTACT STRUCTURE

RECEIVED COT 17 PERT COT 17 PERT

October 11, 2001

Assistant Commissioner of Patent Washington, D.C. 20231

Dear Sir:

Further to the Amendment filed on October 5, 2001, in order to perfect Applicants' claim for priority pursuant to 35 U.S.C. §119, submitted herewith is a verified translation of Japanese Patent Application No. 9-094606 filed March 27, 1997.

SUBMISSION OF VERIFIED TRANSLATION

If the Examiner has any further questions concerning this matter, he is invited to contact the undersigned.

Respectfully submitted,

NIXON PEABODY LLP

Luan C. Do

Registration No. 38,434

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 Telephone (703) 790-9110

EJR/LCD:sbs

Docket No.: 0756-2237

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)

)

In re Divisional Application of : Yoshiharu HIRAKATA et al Application No.: 09/734,177 Filed: December 12, 2000 For : CONTACT STRUCTURE

)) Group Art Unit: 2871) Examiner: D. Nguyen

VERIFICATION OF TRANSLATION

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

I, Noriko Inage, 116-2, Kamiohi, Ohi-machi, Ashigarakami-gun, Kanagawa-ken 258-0016 Japan, a translator, herewith declare:

that I am well acquainted with both the Japanese and English Languages;

that I am the translator of the attached translation of the Japanese Patent Application No. 9-094606 filed on March 27, 1997; and

that to the best of my knowledge and belief the followings is a true and correct translation of the Japanese Patent Application No. 9-094606 filed on March 27, 1997.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that theses statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: this 4th day of October, 2001

Noiko Luge

Name: Noriko Inage

[Name of Document]	Patent Application
[Reference Number]	P003585-02
[Filing Date]	March 27, 1997
[Attention]	Commissioner, Patent Office
[International Patent Classi	fication] H01L 21/00
[Title of Invention]	Contact Structure
[Number of Claims]	20
[Inventor]	·
[Address]	398, Hase, Atsugi-shi, Kanagawa-ken
	c/o Semiconductor Energy Laboratory Co., Lto
[Name]	Yoshiharu HIRAKATA
[Inventor]	
[Address]	398, Hase, Atsugi-shi, Kanagawa-ken
	c/o Semiconductor Energy Laboratory Co., Lto
[Name]	Shunpei YAMAZAKI
[Applicant]	
[Identification Number]	000153878
[Name]	Semiconductor Energy Laboratory Co., Ltd.
[Representative]	Shunpei YAMAZAKI
[Indication of Handlings]	
[Payment Method]	Prepayment
[Number of Prepayment No	te] 002543
[Payment Amount]	21000
[List of Attachment]	
[Attachment]	Specification 1
[Attachment]	Drawing 1
[Attachment]	Abstract 1

- 1 -

 $\frac{1}{2}$

Exhibit 1002, page 138

[Name of Document] Specification

[Title of the Invention]

CONTACT STRUCTURE

[Scope of Claim]

[Claim 1]

A contact structure of an electro-optical device comprising:

a first conducting film formed over a first substrate;

a dielectric film covering at least a portion of said first conducting film;

a opening portion formed in the dielectric film to expose parts of the first conducting film by selectively leaving the dielectric film;

a second conducting film covering said dielectric film and said opening portion,

a third conducting film formed over said second substrate;

and a plurality of conducting spacers held between said first and second substrates and maintaining a gap between said first and second substrate;

wherein said opening portion,

said second conducting film, said conducting spacers and third conducting film are connected in turn on said second dielectric film, wherein said conducting spacers maintain a gap between said first and second substrates.

[Claim 2]

The contact structure of claim 1 wherein each of said openings occupies an area larger than an area occupied by each of said conducting spacers.

[Claim 3]

The contact structure of claim 1 or 2 wherein said dielectric film has a surface larger than an area occupied by each of said conducting spacers.

[Claim 4]

A contact structure of an electro-optical device comprising:

a first conducting film formed over a first substrate;

a first dielectric film covering at least a portion of said first conducting film;

having an opening portion to expose a portion of said first conducting film;

a opening portion formed in the dielectric film to expose parts of the first

conducting film by selectively leaving the dielectric film;

a second conducting film covering said opening portion;

a third conducting film formed over a second substrate;

and a plurality of conducting spacers held between said first and second substrates and maintaining a gap between first and second substrates;

wherein said opening portion, said first conducting film and said second conducting film are connected;

and wherein said insulator on the said opening portion, said conducting spacers and said third conducting film are connected in turn on said second dielectric film, wherein said conducting spacers maintain a gap between said first and second substrates.

[Claim 5]

The contact structure of claim 4 wherein said dielectric film and said insulator are substantially identical in thickness.

[Claim 6]

The contact structure of claim 4 or 5 wherein each of said parts of said opening portion has an area larger than an area occupied by each of said conducting spacers.

[Claim 7]

The contact structure of claim 4 or 6 wherein said insulator has a surface larger than an area occupied by each of said conducting spacers.

[Claim 8]

The contact structure of claim 1 or 7 further comprising a fourth conducting film placed between said second substrate and said third conducting film and being in contact with said third conducting film.

[Claim 9]

The contact structure of claim 8 wherein said second substrate and said third conducting film are transparent to light, and wherein said fourth conducting film has at least one opening.

[Claim 10]

A contact structure of an electro-optical device comprising:

a second substrate opposite to said first substrate;

a pixel electrode formed over said first substrate;

a counter electrode formed over said second substrate;

a first conducting film formed over said first substrate and under said pixel electrode;

a interlayer dielectric film covering at least a portion of said first conducting film and having at least one opening portion formed in the dielectric film to expose parts of said first conducting film by selectively leaving the dielectric film;

a third conducting film covering said interlayer dielectric film and said opening portion, said third conducting film and said pixel electrode comprising same material;

a plurality of conducting spacers held between said first and second substrates and maintaining a gap between said first and second substrates;

and wherein said first and second conducting films are contacted at said opening portion, wherein said dielectric film, said conducting spacers and said third conducting film are connected in turn on said second conducting film, wherein said conducting spacers maintain a gap between said first and second substrates.

[Claim 11]

The contact structure of claim 10 wherein said opening portion occupies an area larger than an area occupied by each of said conducting spacers.

[Claim 12]

The contact structure of claim 10 or 11 said interlayer dielectric film a surface larger than an area occupied by each of said conducting spacers.

[Claim 13]

A contact structure of an electro-optical device comprising:

a second substrate opposite to said first substrate;

a pixel electrode formed on said first substrate;

a counter electrode formed over said second substrate;

a first conducting film formed over said first substrate and under said pixel electrode;

a interlayer dielectric film covering at least a portion of said first conducting film and having an opening portion to expose a portion of said first conducting film,

and said opening portion formed in the dielectric film to expose parts of the

- 4 -

first conducting film by selectively leaving the dielectric film;

a second conducting film covering said first and second dielectric film and said opening portion, said second conducting films and said pixel electrode comprising same material;

a plurality of conducting spacers held between said first and second substrates and maintaining a gap between said first and second substrates;

wherein said first and second conducting films are contacted at said parts of said opening portion,

and wherein said insulator, said conducting spacers and said third conducting film are contacted at said parts of said second dielectric film, wherein said second conducting film, said conducting spacers and said counter electrode are connected in turn on said second dielectric film, wherein said conducting spacers maintain a gap between said first and second substrates.

[Claim 14]

The contact structure of claim 13 wherein said interlayer dielectric film and said insulator are substantially identical in thickness.

[Claim 15]

The contact structure of claim 13 or 14 wherein each of said parts of said opening portion has an area larger than an area occupied by each of said conducting spacers.

[Claim 16]

The contact structure of claim 13 or 15 wherein said insulator has a surface larger than an area occupied by each of said conducting spacers.

[Claim 17]

The contact structure of claim 13 or 16 further comprising a forth conducting film placed between said second substrate and said third conduction film and being in contact with said third conducting film.

[Claim 18]

The contact structure of claim 17 further comprising a black matrix, wherein said third conducting film and said black matrix comprise same material.

[Claim 19]

- 5 -

The contact structure of claim 17 or 18 wherein said second substrate and said third conducting film are transparent to light, and wherein said forth conducting film has at least one opening.

1.7

[Claim 20]

A contact structure of an electro-optical device comprising:

a first conducting film formed over a first substrate;

a dielectric film covering at least a portion of said first conducting film and having at least one opening portion to expose parts of said first conducting film;

a second conducting film covering said opening portion;

a third conducting film formed over a second substrate;

a fourth conducting film formed between said second substrate and said third conducting film and being in contact with said third conducting film;

and a plurality of conducting spacers held between said first and second substrates, wherein said conducting spacers maintain a gap between said first and second substrates;

wherein said opening portion, said second conducting film, said conducting spacers, said third conducting film and said forth conducting film are connected in turn on the first conducting film.

[Detailed Description of the Invention]

[0001]

[Technical Field to which the Invention pertains]

The present invention relates to a contact structure for electrically connecting together conducting lines formed on two opposite substrates, respectively, via conducting spacers and, more particularly, to a contact structure used in common contacts of an electro-optic device such as a liquid crystal display.

[0002]

[Prior Art]

In recent years, liquid crystal displays have been extensively used in the display portions of mobile intelligent terminals such as mobile computers and portable telephones including PHS (personal handyphone system). Also, active-matrix liquid crystal displays using TFTs as switching elements are well known.

- 6 -

[0003]

A liquid crystal display comprises two substrates and a liquid crystal material sealed between them. Electrodes are formed on these two substrates to set up electric fields. A desired image or pattern is displayed by controlling the magnitudes of these electric fields. In the active-matrix liquid crystal display, TFTs (thin-film transistors) are formed on one substrate to control the supply of voltage to each pixel electrode. Therefore, this substrate is referred to as the TFT substrate. A counter electrode placed opposite to the pixel electrodes is formed on the other substrate and so it is referred to as the counter substrate.

[0004]

In the active matrix display, an electric field is produced between each pixel electrode on the TFT substrate and the counter electrode on the counter substrate, thus providing a display. The potential at each pixel electrode on the TFT substrate is controlled by the TFT and thus is varied. On the other hand, the counter electrode on the counter substrate is clamped at a common potential. For this purpose, the counter electrode is connected with an extractor terminal via a common contact formed on the TFT substrate. This extractor terminal is connected with an external power supply. This connection structure clamps the counter electrode at the common potential.

[0005]

The structure of the common contact of the prior art active-matrix liquid crystal display is next described briefly by referring to FIGS. 12-14.

[0006]

FIG. 12 is a top plan view of a TFT substrate 10. This TFT substrate comprises a substrate 11 having a pixel region 12, a scanning line driver circuit 13, and a signal line driver circuit 14. In the pixel region 12, pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns. The scanning line driver circuit 13 controls the timing at which each TFT is turned on and off. The signal line driver circuit 14 supplies image data to the pixel electrodes. Furthermore, there are extractor terminals 15 to supply electric power and control signals from the outside. The substrate 11 makes connection with the counter electrode at common contact portions 16a-16d.

- 7 -

[0007]

FIG. 13 is a cross-sectional view of the pixel region 11 and a common contact portion 15. A TFT 17 and many other TFTs (not shown) are fabricated in the pixel region 12 on the substrate 10. An interlayer dielectric film 18 is deposited on the TFT 17. A pixel electrode 19 connected with the drain electrode of the TFT 17 is formed on the interlayer dielectric film 18.

[0008]

A precursor for the source and drain electrodes of the TFT 17 is patterned into internal conducting lines 21 at the common contact portion 16. The interlayer dielectric film 18 is provided with a rectangular opening. A conducting pad 22 is formed in this opening and connected with the internal conducting lines 21. The pixel electrode 19 and the conducting pad 22 are patterned from the same starting film.

[0009]

FIG. 14 is a top plan view of the known common contact portion 16. A region located inside the conducting pad 22 and indicated by the broken line corresponds to the opening formed in the interlayer dielectric film 18.

[0010]

As shown in FIG. 13, a counter electrode 24 consisting of a transparent conducting film is formed on the surface of a counter substrate 23. This counter electrode 24 is opposite to the pixel electrodes 19 in the pixel region 12 and to the conducting pad 22 at the common contact portion 16.

[0011]

Spherical insulating spacers 25 are located in the pixel region 12 to maintain the spacing between the substrates 11 and 23. A spherical conducting spacer 26 is positioned at the common contact portion 16 and electrically connects the counter electrode 24 with the conducting pad 22. The pad 22 is electrically connected with the internal conducting lines 21, which in turn are electrically connected with an extractor terminal 14. This connection structure connects the counter electrode 24 on the counter substrate 23 with the extractor terminal 14 on the substrate 10.

[0012]

[Problem to be Solved by the Invention]

In the prior art liquid crystal display, the interlayer dielectric film 18 is provided with the opening at the common contact portion 16, as shown in FIG. 13. Therefore, the cell gap Gc in the common contact portion is almost equal to the sum of the cell gap Gp in the pixel region + the film thickness t of the interlayer dielectric film 18.

[0013]

The cell gap Gp (also known as the cell spacing) in the pixel region 12 is determined by the insulating spacers 25. It is common practice to use standardized spacers as the insulating spacers 25 and so if the spacers 25 have a uniform diameter, the cell gap Gp in the pixel region 12 is substantially uniform among liquid-crystal cells. However, it is difficult to avoid nonuniformity of the cell gap Gc in the common contact portion among liquid-crystal cells.

[0014]

The cell gap Gc in the common contact portion is constant since the cell gap Gp is constant because of the relation described above. Therefore, the cell gap Gc in the common contact portion depends only on the film thickness t of the interlayer dielectric film 18. Consequently, to make the cell gap Gc uniform among liquid-crystal cells, it is necessary that the film thickness t of this interlayer dielectric film 18 be uniform among cells. However, this is impossible to circumvent.

[0015]

Normally, the common contact portions of the liquid crystal display are 2 to 4 in number. The film thickness t of the interlayer dielectric film 18 may differ from location to location on the same substrate. In this case, the film thickness t may differ among different common contacts even on the same substrate.

[0016]

Because of the aforementioned nonuniformity of the thickness t of the interlayer dielectric film 18, the cell gap Gc in the common contact portion differs among different cells or different common contacts. Furthermore, the nonuniformity of the cell gap Gc results in the cell gap Gp in the pixel region to be nonuniform.

[0017]

The cell gap Gp in the pixel region is affected more by the nonuniformity of

the cell gap Gc in the common contact portion as the area of the pixel region 12 becomes narrower than the area of the common contact portion. Especially, in the case of a projection display as used in a projector, the problem of above-described nonuniformity of the cell gap Gp in the pixel region becomes conspicuous, because it is a quite accurate small-sized display of about 1 to 2 inches.

6-

[0018]

A standardized spacer is also used as the conducting spacer 26. The diameter of this conducting spacer 26 is determined by the diameter of the insulating spacers 25 in the pixel region 12 and by the design thickness of the interlayer dielectric film 18. Where the thickness of the interlayer dielectric film 18 is much larger than the designed value, the cell gap Gc in the common contact portion becomes very large. This makes it impossible to connect the counter electrode with the conducting pad well by the conducting spacer 26. In consequence, the counter electrode cannot be clamped at the common potential. As a result, a display cannot be provided.

[0019]

It is an object of the present invention to provide a contact structure which is free of the foregoing problems, provides less nonuniform cell gap among different cells if the thickness of the interlayer dielectric film is nonuniform across the cell or among different cells, and reduces poor electrical contacts which would normally be caused by conducting spacers.

[0020]

[Means for Solving the Problem]

This object is achieved in accordance with the teachings of the invention by a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film by selectively leaving the dielectric film; a second conducting film covering film formed on the second substrate; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates

and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the openings. The second conducting film, the conducting spacers, and the third conducting film are connected in turn on the dielectric film left. The conducting spacers maintain the cell gap between the first and second substrates.

[0021]

One embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film to expose parts of the first conducting film; an insulator deposited on only portions of the first conducting film exposed through the openings; a second conducting film covering the openings; a third conducting film formed on the second substrate; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the openings extending through the insulator. The second conducting film, the conducting spacers, and the third conducting film are connected in turn through the openings extending through the insulator. The conducting spacers maintain the cell gap between the first and second substrates.

[0022]

Another embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate of an electro-optical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereover, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film by selectively leaving the interlayer dielectric film; a second conducting film defining the counter electrode formed on the second substrate; a third conducting film covering the interlayer dielectric film left and the openings; and conducting spacers held between the first and second substrates and connecting the second and third conducting films. The second conducting film is connected with the first conducting film through the openings. The third conducting film and the pixel electrodes are formed from a common starting film. The second conducting film, the conducting spacers, and the third conducting film are connected in turn on the dielectric film left. The conducting spacers maintain the spacing between the first and second substrates.

[0023]

A further embodiment of the invention resides in a contact structure for connecting a first conducting film formed over a first substrate of an electro-optical device with a counter electrode formed on a second substrate opposite to the first substrate, which has pixel electrodes formed thereon, the contact structure comprising: a cell gap defined between the first and second substrates; a first conducting film formed on the first substrate and under the pixel electrodes; an interlayer dielectric film covering the first conducting film; openings formed in the interlayer dielectric film to expose parts of the first conducting film; an insulator formed on selected portions of the surface of the first conducting film extending through the openings; a second conducting film covering the openings; a third conducting film defining the counter electrode formed on the second substrate; conducting spacers held between the first and second substrates and connecting the second and third conducting films. The pixel electrodes and the second conducting film are formed from a common starting film. The second conducting film is connected with the first conducting film through the openings extending through the insulator. The second conducting film, the conducting spacers, and the third conducting film are connected in turn on the insulator formed in the openings. The conducting spacers maintain the cell gap between the first and second substrates.

[0024]

A still other embodiment of the invention resides in a contact structure for connecting a conducting film formed on a first substrate with a conducting film formed on a second substrate opposite to the first substrate, the contact structure comprising: a

- 12 -

cell gap defined between the first and second substrates; a first conducting film formed on the first substrate; a dielectric film covering the first conducting film; openings formed in the dielectric film and exposing parts of the first conducting film; a second conducting film covering the openings; a third conducting film formed over the second substrate; a fourth conducting film formed between the second substrate and the third conducting film and in contact with the third conducting film; and conducting spacers held between the first and second substrates. The first conducting film, the second conducting film, the conducting spacers, the third conducting film, and the fourth conducting films are connected in turn through the openings. The spacers maintain the cell gap between the first and second substrates.

[0025]

[Embodiment Modes of the Invention]

The present embodiment of this invention is described by referring to FIGS. 1, 2A and 2B.

[0026]

[Embodiments of the Invention]

[Embodiment 1]

FIG. 1 is a fragmentary cross-sectional view of a common contact portion of a liquid crystal display in accordance with the present embodiment. FIGS. 2 are top plan views of the TFT substrate of the liquid crystal display. The structure of a region 120 shown in FIG. 2 is depicted in the enlarged cross section of FIG. 1.

[0027]

As shown in FIG. 13, in the prior art structure, the spacers in the pixel region 12 are located over the interlayer insulating film 18 via the pixel electrode 19. However, the interlayer dielectric film 18 does not exist under the conducting pad 22 at the common contact portion 16. Hence, the cell gap Gc in the common contact portion depends on the thickness of the interlayer dielectric film 18.

[0028]

Accordingly, in the present embodiment, an insulator, or a dielectric, is inserted under the conducting pad in the common contact portion. Conducting spacers are placed on top of the dielectric, so that the cell gap Gc in the contact portion does not depend on

- 13 -

the thickness of the interlayer dielectric film 18. In the present embodiment, openings are formed, selectively leaving the interlayer dielectric film 18.

[0029]

In the present embodiment, as shown in FIG. 1, a first conducting film 103 is formed on a first substrate 101. A dielectric film 104 is deposited on the first conducting film 103. The dielectric film 104 is selectively left to form openings 111 that expose parts of the first conducting film 103. A second conducting film 105 is formed so as to cover the left parts of the dielectric film, 104a, and the openings 111.

[0030]

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are sandwiched between the first substrate 101 and the second substrate 102.

[0031]

In the prior art opening 110 shown in FIG. 2A, the dielectric film 104 has been fully removed. In the present embodiment, the dielectric film 104 is selectively left to form the dielectric film portions 104a and the openings 111. The openings 111 expose parts of the first conducting film 103. The first conducting film 103 is connected with the second conducting film 105 at these openings 111.

[0032]

On the first substrate 101, the left dielectric film 104a is closest to the second substrate 102; therefore, on the left dielectric film 104a, the second conducting film 105 formed on the first substrate electrically connects with the third conducting film 106 formed on the second conducting film 102 through the conducting spacer 107, as shown in FIG. 1.

[0033]

In region 110, the left dielectric film 104a is closest to the second substrate; therefore, the conducting spacers 107 electrically connecting the second conducting film 105 with the third conducting film 106 maintain the gap G between the substrates. Consequently, this gap G is dependent only on the size of the conducting spacers 107. Therefore, where the conducting spacers 107 are uniform among liquid-crystal cells, the gap G can be made uniform among cells, even if the thickness t of the dielectric film

- 14 -

104 differs among cells.

[0034]

In the present embodiment, it is desired that the area of each opening 111 be sufficiently larger than the area occupied by each conducting spacer and offer space so that the conducting spacers can move freely, because the spacers 107 existing in the openings 111 do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

[0035]

Also in the present embodiment, it is desirable that the area of the surface of each left dielectric film portion 104a be sufficiently larger than the area occupied by each conducting spacer 107, assuring arrangement of the conducting spacers 107. If the spacers 107 are not positioned over the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the gap will not be maintained.

[0036]

The openings 111 are formed as shown in FIG. 2A in the present embodiment. The relation between the left dielectric film 104a and each opening 111 may be reversed as shown in FIG. 2B. It is that noted FIG. 1 is an enlarged view of the region 120 indicated by the broken line in FIG. 2B.

[0037]

[Embodiment 2]

The present embodiment is described by referring to FIGS. 1 and 2A. FIG. 1 is a cross-sectional view of a common contact portion of the liquid crystal display in accordance with the present embodiment. FIG. 2A is a top plan view of the TFT substrate of the liquid crystal display. FIG. 1 is an enlarged cross-sectional view of the region 120 indicated by the broken line in FIG. 2A.

[0038]

A dielectric is inserted under a conducting pad in the common contact portion, in the same manner as in Embodiment 1. Conducting spacers are positioned on the dielectric. Thus, the cell gap Gc in the common contact portion does not depend on

- 15 -

the thickness of the interlayer dielectric film 18. The present embodiment is characterized in that the dielectric film 18 is selectively left to form openings.

[0039]

In particular, in the present embodiment, the dielectric layer is formed underneath the conducting pad 22. The conducting spacers are positioned on the dielectric. Consequently, the cell gap Gc in the common contact portion is not dependent on the thickness of the interlayer dielectric film 18.

[0040]

Referring to FIG. 1, a first conducting film 103 is formed on top of a first substrate 101. A dielectric film 104 covers the first conducting film 103. The dielectric film 104 is provided with openings 110 to selectively expose the surface of the first conducting film 103. The exposed portions of the dielectric 104 are indicated by 104a. A second conducting film 105 is formed to cover the openings 110.

[0041]

A third conducting film 106 is formed on the second substrate 102. Conducting spacers 107 are located between the first substrate 101 and the second substrate 102.

[0042]

FIG. 2A is a top plan view of the TFT substrate, and in which the second conducting film 105 is not yet deposited. In FIG. 2A, the region 110 indicated by the broken line corresponds to the opening for the common contact formed in the interlayer dielectric film 18 of the prior art structure. A dielectric 104a is selectively deposited to leave portions of the first conducting film 103 to be exposed.

[0043]

The first conducting film 103 is exposed at locations where the dielectric 104a is not deposited. The exposed portions of the first conducting film 103 are connected with the overlying second conducting film 105.

[0044]

On the first substrate 101, the dielectric 104a is closest to the second substrate. As shown in FIG. 1, on the dielectric 104a, conducting spacers 107 electrically connect the second conducting film 105 on the first substrate 101 with the third conducting film 106 on the second substrate 102.

- 16 -

[0045]

The dielectric 104a is closest to the second substrate 102. Therefore, the conducting spacers 107 electrically connecting the second conducting film 105 with the third conducting film 106 hold the cell gap G. In consequence, the gap G is dependent only on the size of the conducting spacers 107. Where the spacers 107 are uniform in size, the cell gap G can be rendered uniform among liquid-crystal cells even if the thickness t of the dielectric film 104 differs among cells.

[0046]

In the present embodiment, the area of each portion not covered with the dielectric 104a is preferably sufficiently wider than the area occupied by one conducting spacer 107 and permits the conducting spacers 107 to move freely, because the spacers 107 existing in the regions where the dielectric 104a is not present do not contribute toward maintaining the gap. Otherwise, plural conducting spacers 107 would be stacked on top of each other, making it impossible to maintain the cell gap G uniform across the cell.

[0047]

Also in the present embodiment, it is desirable that the area of each portion of the dielectric film 104a be sufficiently larger than the area occupied by one conducting spacer 107 and that the conducting spacers 107 be arranged with certainty. If the spacers 107 are not positioned on the dielectric film 104a with certainty, it will not be possible to make electrical connections between the first and second substrates. Furthermore, the cell spacing will not be maintained.

[0048]

In this embodiment, the dielectric 104a is deposited as shown in FIG. 2A. The relation between the regions where the dielectric 104a is deposited and each region where the first conducting film 103 is exposed may be reversed as shown in FIG. 2B.

[0049]

[Examples]

[Example 1]

In this example, the present invention is applied to a common contact portion of a reflection-type liquid crystal display. FIG. 3 is a top plan view of the TFT

- 17 -

substrate of this liquid crystal display. FIG. 4 is a top plan view of the counter substrate of the liquid crystal display.

[0050]

Referring to FIG. 3, the TFT substrate 200 comprises a substrate 201 having a pixel region 202, a scanning line driver circuit 203, and a signal line driver circuit 204. Pixel electrodes and TFTs connected with the pixel electrodes are arranged in rows and columns in the pixel region 202. The scanning line driver circuit 203 controls the timing at which each TFT is turned on and off. The signal line driver circuit 204 supplies image data to the pixel electrodes. Extractor terminals 205 are also provided to supply electric power and control signals from the outside. Common contact portions 206a-206d form junctions with the counter electrode.

[0051]

As shown in FIG. 4, the counter substrate 250 comprises a substrate on which a counter electrode 252 consisting of a transparent conducting film is deposited. A central rectangular region 253 is opposite to the pixel region 202 of the TFT substrate 200. Four corner regions 254a-254d are electrically connected with the contact portions 206a-206d, respectively, of the TFT substrate 200.

[0052]

As shown in FIG. 3, conducting pads are formed in the common contact portions 206a-206d, respectively, of the TFT substrate 200. These conducting pads are electrically connected together by internal conducting lines 207a-207c. The internal lines 207a and 207b extend to the extractor terminals 205 and are electrically connected with common terminals 205a and 205b, respectively.

[0053]

A process sequence for manufacturing the pixel region 202 and the common contact portion 206a-206d on the TFT substrate is next described by referring to Figs. 5.

[0054]

First, the substrate 201 having an insulating surface was prepared. In the present example, a silicon oxide film was formed as a buffer film on the glass substrate. An active layer 302 consisting of a crystalline silicon film was formed over the substrate 201. Although only one TFT is shown, millions of TFTs are built in the pixel region 202 in practice.

[0055]

In the present example, an amorphous silicon film was thermally crystallized to obtain the crystalline silicon film. This crystalline silicon film was patterned by an ordinary photolithographic step to obtain the active layer 302. In this example, a catalytic element such as nickel for promoting the crystallization was added during the crystallization. This technology is described in detail in Japanese Unexamined Patent Publication No. 7-130652.

[0056]

Then, a silicon oxide film 303 having a thickness of 150 nm was formed. An aluminum film (not shown) containing 0.2wt% by weight of scandium was deposited on the

silicon oxide film 303. The aluminum film was patterned, using a resist mask 304, into an island pattern 305 from which gate electrodes will be formed (Fig. 5A).

[0057]

The present example made use of the anodization technique described in Japanese Unexamined Patent Publication No. 7-135318. For further information, refer to this publication.

[0058]

First, the island pattern 305 was anodized within a 3% aqueous solution of oxalic acid while leaving the resist mask 304 on the island pattern 305, the mask 304 having been used for the patterning step. At this time, an electrical current of 2 to 3 mV was passed, using a platinum electrode as a cathode. The voltage was increased up to 8 V. Since the resist mask 304 was left on the top surface, porous anodic oxide film 306 was formed on the side surfaces of the island pattern 305 (Fig. 5B).

[0059]

After removing the resist mask 304, anodization was carried out within a solution prepared by neutralizing a 3% aqueous solution of tartaric acid with aqueous ammonia. At this time, the electrical current was set to 5 to 6 mV. The voltage was increased up to 100 V. In this way, a dense anodic oxide film 307 was formed.

[0060]

- 19 -

The above-described anodic oxidation step defined the unoxidized island pattern 305 into gate electrodes 308. Internal connecting lines 207c interconnecting the common contact portions 206c and 206d were created from the aluminum film described above simultaneously with the gate electrodes 308.

[0061]

Then, using the gate electrodes 308 and surrounding anodic oxide film 306, 307 as a mask, the silicon oxide film 303 was etched into a gate insulating film 309. This etching step relied on dry etching using CF_4 gas (Fig. 5C).

[0062]

After the formation of the gate insulating film 309, the porous anodic oxide film 307 was removed by wet etching using Al mixed acid.

[0063]

Thereafter, impurity ions for imparting one conductivity type were implanted by ion implantation or plasma doping. Where N-type TFTs are placed in the pixel region, P (phosphorus) ions may be implanted. Where P-type TFTs are placed, B (boron) ions may be implanted.

[0064]

In the present example, the above-described process for implanting the impurity ions was carried out twice by ion implantation. The first step was performed under a high accelerating voltage of 80 keV. The system was so adjusted that the peak of the impurity ions was brought under the ends (protruding portions) of the gate insulating film 309. The second step was effected under a low accelerating voltage of 5 keV. The accelerating voltage was adjusted so that the impurity ions were not implanted under the ends (protruding portions) of the gate insulating film 309.

[0065]

In this way, a source region 310, a drain region 311, lightly doped regions 312, 313, and a channel region 314 for the TFT were formed. The lightly doped region 313 on the side of the drain region 311 is also referred to as the LDD region (Fig. 5D).

[0066]

At this time, it is preferable to implant the impurity ions to such a dosage that the source and drain regions 310 and 311, respectively, exhibit a sheet resistance of 300

- 20 -

to 500 $\Omega \swarrow \Box$. In addition, it is necessary to optimize the lightly doped regions 312 and 313 according to the performance of the TFT. After the impurity ion implantation step, a thermal treatment was carried out to activate the impurity ions.

[0067]

Then, a 1μ m-thick-silicon oxide film was formed as a first interlayer dielectric film 315. The thickness of the interlayer dielectric film 315 was set to 1μ m to flatten the surface of the first interlayer dielectric film 315 as much as possible. This could mitigate the protrusions due to the gate electrodes 308.

[0068]

The first interlayer dielectric film 315 may be made of silicon nitride or silicon oxynitride, as well as silicon oxide. Alternatively, the first interlayer dielectric film 315 may be a multilayer film of these materials.

[0069]

Contact holes for gaining access to the source and drain regions 310 and 311, respectively, were created in the first interlayer dielectric film 315. Contact holes for allowing access to the internal conducting lines 207c were formed in the common contact portions 206c and 206d. Then, a conducting film forming a precursor for source and drain electrodes 316 and 317, respectively, and for internal conducting lines 318 was deposited.

[0070]

In this example, the conducting film was created from a multilayer film of titanium (Ti), aluminum (Al), and titanium (Ti) by sputtering. Each of the titanium layers was 100 nm thick, while the aluminum layer was 300 nm thick. This multilayer film was patterned to form a source electrode 316, a drain electrode 317, and internal conducting lines 318 (Fig. 5E).

[0071]

The internal conducting lines 318 shown FIG. 5 correspond to the internal conducting lines 207a and 207b shown in FIG. 3. These conducting lines 207a and 207b were connected with internal conducting lines 207c at the common contact portions 206c and 206d. The internal conducting lines 207c and the gate electrode 308 were created by the same processing steps.

- 21 -

[0072]

Subsequently, an organic resinous film was formed as a second interlayer dielectric film 319 to a thickness of 1 to 2μ m. Polyimide, polyamide, polyimidamide, acrylic resin, or other material may be used as the material of the organic resinous film. The organic resinous material acts to planarize the surface of the second interlayer dielectric film 319. This is important to make the cell gap uniform. In the present example, polyimide was deposited as the second interlayer dielectric film 319 to a thickness of 1μ m.

[0073]

Then, contact holes 320 and 321 were formed in the second interlayer dielectric film 319 to have access to the drain electrode 317 and to the internal conducting lines 318, respectively. The contact holes 321 for the internal conducting lines 318 were formed in the openings 111 shown in Fig. 2A. That is, rectangular holes measuring 100 μ m times 100 μ m were arranged in 5 rows and 5 columns within the rectangular region 110 measuring 1.1 mm.times.1.1 mm. These holes were spaced 100 μ m from each other. Moreover, contact holes for connecting the internal conducting lines 318 (207a and 207b) with the common terminals 205a and 205b at the extractor terminals 205 were formed.

[0074]

As described later, the size of each hole was set to $100 \,\mu$ m times. $100 \,\mu$ m to set the diameter of the conducting spacers to $3.5 \,\mu$ m in this example. This provides sufficient space so that the conductive spacer located at this position can move. Hence, the conducting spacers are prevented from being stacked on top of each other.

[0075]

The area of the left portions of the interlayer dielectric film 319 in the common contact portions is large enough to permit the conducting spacers to move. This assures that the conducting spacers are arranged in these regions. Consequently, the conducting spacers positioned in these regions can maintain the cell gap and make electrical connections reliably.

[0076]

A thin metal film which would later be made into pixel electrodes 322 and a

- 22 -

conducting pad 323 were formed to a thickness of 100 to 400 nm. In the present example, the thin metal film was made of an aluminum film containing 1 wt % titanium and deposited to a thickness of 300 nm by sputtering. Then, the thin metal film was patterned to form the pixel electrodes 322 and the conducting pad 323. This pad 323 measured 1.1 mm.times.1.1 mm, was rectangular, and covered the contact holes 321. The extractor terminals 205 were also patterned. Thus, the TFT substrate was completed (Fig. 5G).

[0077]

Referring to Fig. 6, the counter substrate 250 comprised a transparent plate 251 on which the counter electrode 252 was formed from an ITO film. A glass or quartz substrate can be used as the substrate 251.

[0078]

Then, the TFT substrate 200 and the counter substrate 250 were bonded together. This bonding step may be a well-known cell assembly method.

[0079]

First, a sealing material was applied to one of the TFT substrate 200 and the counter substrate 250. In this example, the sealing material was applied to the counter substrate 250. A UV-curable and thermosetting resin was used as the sealing material. This sealing material was applied around the substrate along straight lines except for the liquid crystal injection port by a sealant dispenser. A sealing material to which 3.0 wt % spherical conducting spacers 401 were added was applied to regions 254a-254d shown in Fig. 4. The sealing material to which the conducting spacers were added functioned as an anisotropic conducting film.

[0080]

Generally, the conducting spacers 401 consist of resinous spheres coated with a conducting film. In the present example, the conducting spacers 401 were coated with gold (Au). The diameter of the conducting spacers 401 may be larger than the cell gap by about 0.2 to $1 \,\mu$ m. In this example, the conducting spacers 401 had a diameter of $3.5 \,\mu$ m to set the cell gap to $3 \,\mu$ m. After applying the sealing material, it was temporarily baked.

[0081]

- 23 -

Thereafter, spacers 402 were dispersed onto one of the TFT substrate 200 and the counter substrate 250 to maintain the cell gap. In this example, the spacers 402 were applied to the counter substrate 250. To set the cell gap to 3μ m, spherical spacers of a polymeric material were used as the spacers 402.

[0082]

Then, the TFT substrate 200 and the counter substrate 250 were held opposite to each other, and they were pressed against each other until the cell gap in the pixel region was decreased to the diameter of the spacers 402. Under the pressed state, UV light was directed at this assembly for more than 10 seconds to cure the sealing material. The cell gap was fixed. Then, the assembly was heated under pressure, thus enhancing the adhesive strength.

[0083]

Subsequently, a liquid crystal material was injected, and the entrance hole was sealed off, thus completing the cell assembly process. As shown in Fig. 6, the counter electrode 252 on the counter substrate 250 was electrically connected with the conducting pad 323 on the TFT substrate 200 by the conducting spacer 401. On the TFT substrate, the conducting pad 323 connected the internal conducting lines 318 with the common terminals. This connection structure permitted the counter electrode 252 on the counter substrate 250 to be connected with an external power supply via the conducting lines on the TFT substrate. FIG. 1 is an enlarged view of the common contact portion of FIG. 6.

[0084]

In the present example, to set the cell gap to 3μ m, the spacers 402 applied to the pixel region had a diameter of 3μ m. The diameter of the conducting spacers 401 was 3.5μ m. Setting the diameter of the conducting spacers greater than the diameter of the spacers 402 (i.e., the cell gap) made reliable the connection between the counter electrode 252 and the conducting pad 318. When the two plates were being clamped together to bond them together, the conducting spacers 401 were crushed because they were larger in diameter than the cell gap. This increased the areas of the portions in contact with the counter electrode 252 and with the conducting pad 318, respectively. Hence, the electrical connection was rendered more reliable. Furthermore, the cell gap could be maintained at the same dimension as in the pixel region.

[0085]

In this example, the internal conducting lines 318 were made of the precursor for the source and drain electrodes 316 and 317, respectively. It is only necessary for the internal conducting lines 318 to be under the pixel electrodes 322. For instance, where a black matrix consisting of a conducting film of titanium or the like is formed inside the second interlayer dielectric film 315, the internal conducting lines 318 can be formed from this conducting film.

[0086]

In the present example, it is important to flatten the surface of the second interlayer dielectric film 319 on which the pixel electrodes 322 are formed in order to make uniform the cell gap. Also, the flatness of the surface of the first interlayer dielectric film 315 where the internal conducting lines 318 are formed is important.

[0087]

Methods of obtaining an interlayer dielectric film having a flat surface include a method of increasing the thickness of the interlayer dielectric film, a leveling method using an organic resinous film, a mechanical polishing method, and etch-back techniques. The present example made use of the method of increasing the film thickness to planarize the first interlayer dielectric film 315. Also, the method of relying on leveling using an organic resinous film was used to flatten the first interlayer dielectric film 315. Other methods may also be employed for the same purpose.

[0088]

In a liquid crystal display in accordance with the present example, a dichroic dye may be dispersed in the liquid crystal layer. Orientation films may be deposited on the TFT substrate and on the counter substrate. Color filters may be formed on the counter substrate. The practitioner may appropriately determine the kind of the liquid crystal layer, the presence or absence of the orientation films and the color filters according to the driving method, the kind of the liquid crystal, and other factors.

[0089]

For instance, where the color filters are mounted on the counter substrate 250, the color filters are not formed at the common contact portions and so steps are formed

- 25 -

between the pixel region and the common contact portions on the counter substrate. To compensate for these steps, it is necessary to make the diameter of the conducting spacers larger by an amount almost equal to the thickness of the color filter.

[0090]

In the present example, the liquid crystal display is of the reflection type. A transmissive liquid crystal display may also be fabricated. In this case, the precursor for the pixel electrode and for the conducting pad may be made of a transparent ITO film or the like.

[0091]

In the example described above, the transistor is a coplanar TFT that is a typical top-gate TFT. It may also be a bottom-gate TFT. In addition, thin-film diodes, metal-insulator-metal (MIM) devices, metal-oxide varistors, and other devices can be used, as well as the TFTs.

[0092]

[Example 2]

The present example is a modification of the common contact portions of Example 1. Fig. 7 is a fragmentary cross-sectional view of an active-matrix display in accordance with the present example. The configuration of a TFT substrate shown in Fig. 7 is the same as the configuration shown in Fig. 6, and some reference numerals are omitted. Like components are indicated by like reference numerals in both Figs. 6 and 7. FIG. 9 is an enlarged view of the common contact portion shown in Fig. 7.

[0093]

In Example 1 shown in Fig. 6, the counter electrode 252 consists of an ITO film that is a transparent conducting film. Therefore, the counter electrode 252 and the conducting spacers 401 are larger in electrical resistance than metal films. The present example is intended to reduce this electrical resistance.

[0094]

Accordingly, the resistance value between the counter electrode 252 and the conducting spacers 401 can be lowered by forming a metallization layer on the counter substrate 250 and patterning the metallization layer into conducting pads, or conducting film, 501 at the common contact portions 254a to 254d. Importantly, the conducting

- 26 -

film forming the conducting pads 501 is lower in electrical resistance than the conducting film forming the counter electrode 252.

[0095]

Where the black matrix on the counter substrate is formed from a conducting film as consisting of chromium, the connecting pads 501 can be formed from this conducting film. When the conducting film is patterned to form the black matrix, the connecting pad 501 may be created.

[0096]

[Example 3]

The present example is a modification of Example 2. FIG. 8 is a fragmentary cross-sectional view of an active-matrix display in accordance with the present example. The TFT substrate shown in Fig. 8 is identical in structure with that shown in Fig. 6, and some reference numerals are omitted in Fig. 8. It is noted like components are denoted by like reference numerals in both Figs. 6 and 8. Fig. 10 is an enlarged view of the common contact portion of Fig. 8.

[0097]

In Example 1, both counter substrate 251 and counter electrode 252 are transparent to light and so the distribution of the conducting spacers 401 on the common contact portions can be visually observed from the side of the counter substrate 250 after both substrates have been bonded together. In Example 2, however, the connecting pad 501 consisting of metallization layer is formed and, therefore, the distribution of the conducting spacers 401 cannot be visually checked.

[0098]

The present example is intended to permit one to visually observe the distribution of the conducting spacers 401 while a connecting pad is provided to lower the resistance value. For this purpose, the connecting pad, 601, is provided with openings formed at selected locations. One can observe the conducting spacers 401 through these openings.

[0099]

FIG. 11 is a top plan view of the contact portions according to the present example, taken from the side of the counter substrate. Fig. 10 is a cross-sectional view

- 27 -

of the common contact portion in a region 600 surrounded by the broken line. As shown in Fig. 11, the conducting pad 601 is formed with openings 602. In each opening 602, there exist only the counter substrate 251 and the counter electrode 252, both of which have transparency. Hence, the distribution of the conducting spacers 401 can be observed through the openings 602.

[0100]

To maintain the cell gap, the openings 602 should be formed opposite to the contact holes 321 formed in the second interlayer dielectric film of the TFT substrate. At these locations, the conducting spacers 401 are not in contact with the counter electrode. The area of each opening 602 should be slightly larger than the area of each contact holes 321 formed in the second interlayer dielectric film, i.e., about several to thirty percent greater. The number of the openings 602, their arrangement, and their shape are not limited to the example of Fig. 11. Rather, one can arbitrarily set these geometrical factors.

[0101]

Setting each opening 602 in the connecting pad 601 slightly larger than each contact holes makes it possible to visually check the conducting pad 602 on the second interlayer dielectric film 319, which contributes to electrical connection.

[0102]

In Examples 2 and 3, the cell gap in the common contact portions is made uniform. At the same time, the contact resistances of the conducting spacers 401 and of the counter electrode 252 are decreased. If the main purpose is to lower these resistance values, the common contact portions on the TFT substrate may have the prior art structure as shown in Fig. 13. In this case, any of the connecting pads 501 and 601 described in Examples 2 and 3, respectively, may be formed between the substrate 23 and the counter electrode 24 at the common contact portions 16 shown in Fig. 13.

[0103]

In Examples 1-3 described above, the present invention is applied to active-matrix liquid crystal displays. The contact structure in accordance with the present invention is applicable to any apparatus having a contact structure for electrically connecting conductors formed on one substrate with conducting conductors

formed on the other opposite substrate via conducting spacers. For example, the novel contact structure can connect ICs built on different silicon wafers.

[0104]

[Effect of the Invention]

The common contact structure in accordance with the present invention can eliminate variations of the cell gap among liquid-crystal cells even if the film thickness varies among interlayer dielectric films. Also, poor contacts due to conducting spacers can be reduced.

[0105]

In particular, in accordance with the present invention, the cell gap depends only on the size of conducting spacers. Therefore, where the conducting spacers are uniform in size, the cell gap between opposite substrates or plates can be made uniform among different liquid-crystal cells, if the thickness of a dielectric film electrically insulating the first and second conducting films is different among different liquid-crystal cells.

[Brief Description of the Drawings]

[Fig. 1] A fragmentary cross-sectional view of a common contact portion in accordance with the present invention.

[Fig. 2] Top plan views of the common contact portion in accordance with the present invention.

[Fig. 3] A top plan view of the TFT substrate of a liquid crystal display in accordance with Example 1 of the invention.

[Fig. 4] A top plan view of the counter substrate of the liquid crystal display in accordance with Example 1.

[Fig. 5] A drawing illustrating a process sequence for fabricating the TFT substrate in accordance with Example 1.

[Fig. 6] A fragmentary cross-sectional view of a pixel region and a common contact portion of the liquid crystal display in accordance with Example 1.

[Fig. 7] A fragmentary cross-sectional view of a pixel region and a common contact portion of the liquid crystal display in accordance with Example 2.

[Fig. 8] A fragmentary cross-sectional view of a pixel region and a common contact

- 29 -

portion of the liquid crystal display in accordance with Example 3.

[Fig. 9] An enlarged cross-sectional view of the common contact portion in accordance with Example 2.

[Fig. 10] An enlarged cross-sectional view of the common contact portion in accordance with Example 3.

[Fig. 11] A top plan view of the common contact portion in accordance with Example 3.

[Fig. 12] A top plan view of the TFT substrate of the prior art liquid crystal display.

[Fig. 13] A cross-sectional view of a pixel region and a common contact portion on the TFT substrate.

[Fig. 14] A top plan view of the common contact portion of prior art.

[Description of Reference Numerals]

- 101 first substrate
- 102 second substrate

103 first conducting film

104 dielectric film

- 105 second conducting film
- 106 third conducting film
- 107 conducting spacers
- 200 TFT substrate
- 205 extractor terminal

206 common contact portion

207 internal conducting line

counter substrate

- counter electrode
- 315 first interlayer dielectric film
- 318 internal conducting line
- 319 second interlayer dielectric film
- 322 pixel electrode
- 323 conducting pad
- 401 conducting spacers

402 spacers

£

501, 601 connecting pad

- 31 -

Exhibit 1002, page 168

[Document Name] Abstract

[Summary]


[Problem]


A common contact structure in accordance with the present invention can eliminate variations of the cell gap among liquid-crystal cells even if the film thickness varies among interlayer dielectric films. Also, poor contacts due to conducting spacers can be reduced.


[Solving Means]


A first conducting film 103, a dielectric film 104, a opening portion 111 formed on the conducting film 104, leaving dielectric film 104 and a second dielectric film 105 covering the opening portion 111 are formed on top of a first substrate 101. The conducting spacers 107 electrically connecting the second conducting film 105 with the third conducting film 106 hold the cell gap G. In consequence, the gap G is dependent only on the size of the conducting spacers 107. Where the spacers 107 are uniform in size, the cell gap G can be rendered uniform among liquid-crystal cells even if the thickness t of the dielectric film 104 differs among cells.

[Selected Drawing] Fig. 1









[Reference Number] 003858-02 [Fig.9]

!




Exhibit 1002, page 174

5







Exhibit 1002, page 175









[Fig. 14]




Exhibit 1002, page 177



Nixon Peabod LP

8180 Greensboro Drive Suite 800 McLean, Virginia 22102-3823 (703) 790-9110

Fax: (703) 883-0370

NO. 8011 P. 1

ans

703-305-0423

PRIVILEGE AND CONFIDENTIALITY NOTICE The information in this fax is intended for the named recipients only. It contains privileged and confidential matter. If you have received this fax in error, please notify us immediately by a collect telephone call to (703) 790-9110 and return the original to the sender by mail. We will reimburse you for postage. Do not disclose the contents to anyone. Thank you.

Ph:

FAX

Date:December 6, 2001Pages (including cover): 45To:Examiner Dung NguyenFax: 703-746-7730From:Luan Do

Message: Dear Examiner Nguyen:

Pursuant to our telephone conversation this morning, attached herewith is a copy of the verified English Translation of Japanese Application No. 9-0946606 that you requested. Please note that the verified English Translation was submitted on October 11, 2001, and we have received a stamped post card with the same date from the PTO.

If we could be of further assistance in this matter, please let us know.

Regards. Luan C. Do

Reg. No. 38,434

Date:	December 6, 2001		Pages (including cover): 45	
To:	Examiner Dung Nguyen	L	Fax: 703-746-7730	Ph: 703-305-0423
From:	Luan Do			
Client/Matter:	740756-002237	User No.:	Disburseme	nt Amount: S
NVA207289.1				

2

÷

;

;

1





This will acknowledge receipt in re filing of:

1. Submission of Verified Translation with Transmittal

1.0.0

Intre U.S.Patent Application of:

Inventor(s): Yoshiharu HIRAKATA et al. Serial No.: 09/734,177 Filed: December 12, 2000 Due date: October 16, 2001 Title: CONTACT STRUCTURE DOCKET No. 740756-2237 October 11, 2001 EJR/LCD/sbs



PLEASE DATE STAMP AND RETURN

NVA200376.1

OCT 1 2 2001

معو در تنو نو



					nark Of	PTO/SB/21 (08-00) for use through 10/31/2002. OMB 0651-0031 ffice: U.S. DEPARTMENT OF COMMERCE
			Application Number	abon un	09/734,177	
TRANSMITTAL			Filing Date		December 12, 2000	
FORM (to be used for all correspondence after initial filing)			First Named Inventor		Yoshiharu HIRAKATA et al.	
			Group Art Unit		2871	
		Examiner Name		D. Nguyen		
Total Number of Pages in This Submission			Anorney Docket Number		740756-2237	
		E	NCLOSU	RES (check all that appl	 V)	
Fee Transmittal Form				ent Papers		After Allowance Communication to Group
Fee Atlached			(for an A Drawing	(pplication)	×	Submission of Verified Translation
Amendment			ig-related Papers			
After Final			Petition			
Affidavits/declaration(s)			Petition to Convert to a Provisional Application			
Extension of Time Request			Power of Auomey, Revocation Change of Correspondence Address			
Express Abandonment Request						
Certified Copy of Priority Document(s)			Cover)	I Disclaimer (original w/		
Response to Missing Parts/ Incomplete Application		- ·	for Refund mber of CD(s)			
Response to Missing Parts under 37 CFR 1.52 or 1.53		Remarks			_	
Firm or Individual name	SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Luan C. Do Nixon Peabody LLP 8180 Greensboro Drive Suite 800 McLean, NA, 2202					
Signature	J.					
Date	October 11, 2001					
CERTIFICATE OF MAILING						
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date:						
Type or printed name					· · · · · · · · · · · · · · · · · · ·	
Signature					Date	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

NVA200378.1

٦

XON PEABODY



1

. ب

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of) Group Art Unit: 2871
Yoshiharu HIRAKATA et al.) Examiner: D. Nguyen
Serial No.: 09/734,177)
Filed: December 12, 2000)
For: CONTACT STRUCTURE)

SUBMISSION OF VERIFIED TRANSLATION

Assistant Commissioner of Patent Washington, D.C. 20231 October 11, 2001

Dear Sir:

Further to the Amendment filed on October 5, 2001, in order to perfect Applicants' claim for priority pursuant to 35 U.S.C. §119, submitted herewith is a verified translation of Japanese Patent Application No. 9-094606 filed March 27, 1997.

If the Examiner has any further questions concerning this matter, he is invited to contact the undersigned.

Respectfully submitted,

NIXON PEABODY LLP

Luan C. Do Registration No. 38,434

NIXON PEABODY LLP 8180 Greensboro Drive, Suite 800 McLean, Virginia 22102 Telephone (703) 790-9110

EJR/LCD:sbs

Ą

Docket No.: 0756-2237	Doc	cket No	.: 075	6-2237
-----------------------	-----	---------	--------	--------

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

 In re Divisional Application of :
)

 Yoshiharu HIRAKATA et al
)

 Application No.: 09/734,177
) Group Art Unit: 2871

 Filed:
 December 12, 2000
) Examiner: D. Nguyen

 For :
 CONTACT STRUCTURE
)

VERIFICATION OF TRANSLATION

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

I, Noriko Inage, 116-2, Kamiohi, Ohi-machi, Ashigarakami-gun, Kanagawa-ken 258-0016 Japan, a translator, herewith declare:

that I am well acquainted with both the Japanese and English Languages;

that I am the translator of the attached translation of the Japanese Patent Application No. 9-094606 filed on March 27, 1997; and

that to the best of my knowledge and belief the followings is a true and correct translation of the Japanese Patent Application No. 9-094606 filed on March 27, 1997.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that theses statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: this 4th day of October, 2001

1 Conto duge

Name: Noriko Inage

[Name of Document]	Patent Application					
[Reference Number]	P003585-02					
[Filing Date]	March 27, 1997					
[Attention]	Commissioner, Patent Office					
[International Patent Classification	n] H01L 21/00					
[Title of Invention]	Contact Structure					
[Number of Claims]	20					
[Inventor]						
[Address]	· 398, Hase, Atsugi-shi, Kanagawa-ken					
	c/o Semiconducto	r Energy Laboratory Co., Ltd.				
[Name]	Yoshiharu HIRAI	KATA				
[Inventor]						
[Address]	398, Hase, Atsugi-shi, Kanagawa-ken					
	c/o Semiconductor Energy Laboratory Co., Ltd					
[Name]	Shunpei YAMAZ	AKI				
[Applicant]						
[Identification Number]	000153878					
[Name]	Semiconductor Energy Laboratory Co., Ltd.					
[Representative]	Shunpei YAMAZAKI					
[Indication of Handlings]						
[Payment Method]	Prepayment					
[Number of Prepayment Note] 002543						
[Payment Amount]	21000					
[List of Attachment]						
[Attachment]	Specification	1				
[Attachment]	Drawing	1				
[Attachment]	Abstract	1				

- 1 -

Received from < 703+883+0370 > at 12/6/01 11:15:47 AM [Eastern Standard Time]

_...

 $\varpi_{p^{\prime}}$

•

~ ··· :

ŧ,

.

.

Exhibit 1002, page 183

١

:

،.

[Name of Document] Specification

[Title of the Invention]

CONTACT STRUCTURE

[Scope of Claim]

[Claim 1]

A contact structure of an electro-optical device comprising:

a first conducting film formed over a first substrate;

a dielectric film covering at least a portion of said first conducting film;

a opening portion formed in the dielectric film to expose parts of the first conducting film by selectively leaving the dielectric film;

a second conducting film covering said dielectric film and said opening portion,

a third conducting film formed over said second substrate;

and a plurality of conducting spacers held between said first and second substrates and maintaining a gap between said first and second substrate;

wherein said opening portion,

said second conducting film, said conducting spacers and third conducting film are connected in turn on said second dielectric film, wherein said conducting spacers maintain a gap between said first and second substrates.

[Claim 2]

The contact structure of claim 1 wherein each of said openings occupies an area larger than an area occupied by each of said conducting spacers.

[Claim 3]

The contact structure of claim 1 or 2 wherein said dielectric film has a surface larger than an area occupied by each of said conducting spacers.

[Claim 4]

A contact structure of an electro-optical device comprising:

a first conducting film formed over a first substrate;

a first dielectric film covering at least a portion of said first conducting film;

having an opening portion to expose a portion of said first conducting film;

a opening portion formed in the dielectric film to expose parts of the first

-2-