

**Intellectual Ventures
Management, LLC
v.
Xilinx, Inc.**



IPR2012-00023

**DEMONSTRATIVES OF PETITIONER
Intellectual Ventures Management, LLC**

Hearing: November 7, 2013

SKGF.COM

© 2013 Sterne, Kessler, Goldstein, & Fox P.L.L.C. All Rights Reserved.



'609 Patent Claim 1


1. A capacitor in an integrated circuit ("IC") comprising:

a core capacitor portion having a first plurality of conductive elements electrically connected to and forming a first part of a first node of the capacitor formed in a first conductive layer of the IC and a second plurality of conductive elements electrically connected to and forming a first part of a second node of the capacitor formed in the first conductive layer, the first plurality of conductive elements alternating with the second plurality of conductive elements in the first conductive layer, and a third plurality of conductive elements electrically connected to and forming a second part of the first node formed in a second conductive layer adjacent to the first conductive layer, at least portions of some of the second plurality of conductive elements overlying and vertically coupling to at least portions of some of the third plurality of conductive elements;


a shield capacitor portion having a fourth plurality of conductive elements formed in at least the first conductive layer of the IC, the second conductive layer of the IC, a third conductive layer of the IC, and a fourth conductive layer of the IC, the first conductive layer and the second conductive layer each being between the third conductive layer and the fourth conductive layer, the shield capacitor portion being electrically connected to and forming a second part of the second node of the capacitor and surrounding the first plurality of conductive elements and the third plurality of conductive elements; and

a reference shield electrically connected to a reference node of the IC other than the second node of the capacitor, the shield capacitor portion being disposed between the reference shield and the core capacitor portion.

'609 Patent Claim 1




Petition, at p. 5 (annotated FIG. 2A from '609 Patent)



Petition, at p. 5 (annotated FIG. 2B from '609 Patent)

Forming the fourth conductive layer out of poly would have been obvious

2. The capacitor of claim 1 wherein the third conductive layer is a metal layer of the IC and the fourth conductive layer is a poly layer of the IC, the shield capacitor portion including a first node shield plate formed in the metal layer from a plurality of metal stripes and a second node shield plate formed in the poly layer.



Pet. Reply at 2

Forming the fourth conductive layer out of poly would have been obvious

US 7,439,570 B2

3
FIG. 3B is a cross-section of the capacitor of FIG. 3A.
FIG. 4 is a cross-section of a capacitor with increased spacing to the additional shielding layers.
FIG. 5 is a block diagram of a capacitor with extended fingers.
FIG. 6 is a block diagram of a capacitor with extended fingers.
FIG. 7A is a block diagram of a capacitor array with common linear terminal fingers.
FIG. 7B is a cross-section of a capacitor in the array of FIG. 7A.
FIG. 7C is an electrical schematic diagram of the capacitor array of FIG. 7A.
FIG. 8A is a block diagram of an array terminating capacitor with extended fingers at one end of a capacitor array.
FIG. 8B is a block diagram of an array terminating capacitor with extended fingers at one end of a capacitor array, the extended fingers coupled to a common terminal.
FIG. 8C is a block diagram of an array terminating capacitor at one end of a capacitor array, the capacitor having fingers coupled to a common terminal.
FIG. 8C is a block diagram of an array terminating capacitor at one end of a capacitor array, the capacitor having fingers connected to a secondary finger extending perpendicular to the fingers.

DETAILED DESCRIPTION OF THE INVENTION

A description of preferred embodiments of the invention follows.

It is increasingly desirable to minimize the power consumption of electronic circuits. One means of reducing power consumption is to reduce the size of capacitors used in the circuits, thus representing signals with smaller charge quantities. In this case it is desirable to produce capacitors with very small values, while retaining good matching and well-controlled ratios. While the non-suspensive modeling method discussed above is well-suited to large capacitor values, it is less effective when the desired ratio capact requires a small number of fingers and L , approaching the process's minimum dimensions. In this case the method becomes more significant, resulting in poor matching, less predictable capacitance, and greater overall capacitance variation back-to-back. MEM capacitor designs which provide very small capacitance values with good matching, well-controlled ratios, and small back-to-back variability would therefore be desirable.

In many circuit designs it is desirable to minimize the so-called "parasitic" capacitance between capacitor terminals and other circuit nodes. Parasitic capacitance to circuit common ("ground") can cause increased circuit noise and reduced circuit speed. Parasitic capacitance to other circuit nodes can give rise to crosstalk and unwanted signal coupling. It would therefore be desirable to provide a MEM capacitor design with minimized capacitance to ground and to shielding from other circuit nodes.

Embodiments of the present invention provide MEM capacitors with each of the desirable properties just mentioned. The four features of the invention provide associated advantages of parasitic capacitance and non-perfect shielding at one capacitor terminal.

This embodiment is explained with reference to FIGS. 2A and 2B. Consider that the integrated MEM capacitor 200 depicted in FIG. 2A. The first terminal 21 extends to a plurality of fingers 21, the outermost of which are extended

4
and wrapped around the lower corners of these extensions are identified as 26. Further non-shielding layers of metal 23 and 24, covering the lateral area in sections along 50-57 in FIG. 2B shows plates 23, 24 more clearly. They are also terminal 21 by vias, such as via 29, at the area shown.

The effect of these new features is results terminal 22, including fingers 2 in both horizontal and vertical directions provide shielding to the vertical circuit nodes and other elements of terminal 22 shielding. This terminal 22 is provided shielding from both ground and other 22 has capacitance almost entirely to test no capacitance to any other circuit node terminal 22 connection including the main rectangular capacitor area in FIG. 2B. The shielding of one capacitor plate 22 have sensed "self-shielding." In many of capacitor plates needs to have good short capacitance. The self-shielding design addresses these requirements.

For a given area, the capacitor 200 provides slightly higher capacitance than FIGS. 2A and 2B, due to the added vertical plates 23 and 24 as well as the area under 25 and 26. However, the design parameters N_2 and L , as expected remains valid. The three capacitance or C , have different values due to the area.

For applications in which capacitor is shielded, two additional lateral layers in FIGS. 3A and 3B to provide the case 3A, the entirety of FIG. 3A to represent terminals 31 and 32, corresponding to 21 and 22, corresponding to 23 and 24, and 36 is surrounded by a shield 37, and covered top and bottom by shield plates 35 and 36. A cross section along line C-C' as shown in FIG. 3B, shows the structure of the "self" 37 and shield plates 35 and 36 relative to the capacitor 30. The vertical "self" 37 is constructed of metal faces 39 at the lateral layers made by capacitor 30, phases of via such as 38 connecting these faces and the top and bottom plates 35 and 36. This wall is constructed to only one metal layer, covering the connections to terminals 31 and 32 which are visible in FIG. 3A.

As an alternative to the use of a metal layer as shown in FIG. 3B (which may be needed for interconnect purposes) the bottom shield plate 36 can be implemented with a polysilicon or diffusion layer. The minimum number of metal layers required to implement the fully-shielded capacitor of FIGS. 3A and 3B is five layers.

With 37 and plates 35 and 36 provided electric shielding of terminal 31 from external circuit nodes. As a side effect, however, they add parasitic capacitance from terminal 31, and also a slight parasitic capacitance from terminal 32, to the shield, which is usually at ground potential. In contrast, the shielding of terminal 22 in FIGS. 2A and 2B is provided by terminal 21 itself (self-shielding) and adds no parasitic capacitance to terminal 22. Thus the added shielding for terminal 31 negates a compensation.

If additional metal layers, together with their inter-metal dielectric layers, are available, this added parasitic capacitance can be reduced. FIG. 4 shows a cross section analogous to FIG. 3B of such a structure. The use, non-orthogonality, of

“As an alternative to the use of a metal layer as shown in FIG. 3B (which may be needed for interconnect purposes) the bottom shield plate 36 can be implemented with a poly-silicon or diffusion layer.”

Anthony, 4:49-52




FIG. 3B
Anthony, FIG. 3B

Pet. Reply at 2-3 & 4-5

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.