

US006730540B2

(12) United States Patent

Siniaguine

US 6,730,540 B2 (10) Patent No.:

(45) Date of Patent: May 4, 2004

(54) CLOCK DISTRIBUTION NETWORKS AND CONDUCTIVE LINES IN SEMICONDUCTOR INTEGRATED CIRCUITS

(75) Inventor: Oleg Siniaguine, San Carlos, CA (US)

Assignee: Tru-Si Technologies, Inc., Sunnyvale,

CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/127,144

Filed: Apr. 18, 2002 (22)

(65)**Prior Publication Data**

US 2003/0199123 A1 Oct. 23, 2003

| (| 51) | ١ ١ | nt | Cl. ⁷ | H01L 21/4 | 4 |
|----|-----|-----|----|------------------|----------------|---|
| ١, | JI | , , | ш. | CI. | 11011 41/4 | - |

(52) **U.S. Cl.** **438/107**; 438/108; 438/110; 257/723; 257/777

327/297, 298, 299; 257/690, 698, 723,

777; 438/107, 108, 110

(56)**References Cited**

U.S. PATENT DOCUMENTS

| 5,177,594 | Δ | | 1/1993 | Chance et al 257/678 |
|-----------|------------|---|---------|--------------------------|
| 5,251,097 | | | 10/1993 | Simmons et al 361/687 |
| | | | | |
| 5,416,861 | Α | * | 5/1995 | Koh et al 385/14 |
| 5,501,006 | Α | * | 3/1996 | Gehman et al 29/840 |
| 5,665,989 | Α | * | 9/1997 | Dangelo 257/210 |
| 5,761,350 | Α | * | 6/1998 | Koh 385/14 |
| 5,811,868 | Α | | 9/1998 | Bertin et al 257/516 |
| 6,037,822 | Α | * | 3/2000 | Rao et al 327/298 |
| 6,040,203 | Α | | 3/2000 | Bozso et al 438/106 |
| 6,175,160 | B1 | | 1/2001 | Paniccia et al 257/778 |
| 6,222,246 | B1 | | 4/2001 | Mak et al 257/532 |
| 6,265,321 | B 1 | | 7/2001 | Chooi et al 438/725 |
| 6,271,795 | B 1 | * | 8/2001 | Lesea et al 343/700 MS |
| 6,281,042 | B1 | * | 8/2001 | Ahn et al 438/108 |
| 6,311,313 | B 1 | * | 10/2001 | Camporese et al 716/6 |
| 6,322,903 | B1 | | 11/2001 | Siniaguine et al 428/617 |
| 6,424,034 | B1 | * | 7/2002 | Ahn et al 257/723 |
| 6,461,895 | B1 | * | 10/2002 | Liang et al 438/107 |
| | | | | = |

| 6,495,442 | B 1 | * | 12/2002 | Lin et al | 438/618 |
|--------------|------------|---|---------|-----------|---------|
| 6,586,835 | B1 | * | 7/2003 | Ahn et al | 257/717 |
| 2002/0068441 | A1 | * | 6/2002 | Lin | 438/637 |

OTHER PUBLICATIONS

L. Cao and J.P Krusius, A Novel "Double-Decker" Flip-Chip BGA Package for Low Power Giga-Hertz Clock Distribution, 1997 47th Electronic Components And Technology Conference, San Jose, CA, 1152-1157 (May 16-21, 1997).*

E. A. M. Klumpernik et al., "Transmission Lines in CMOS: An Explorative Study", 12th Annual Workshop on Circuits, Systems and Signal Processing, Veldhove/Netherlands, Nov. 29-30, 2001, pp. 440-445.


Jim Lipman, Technical Editor, "Growing your own IC clock tree", EDN Access-03.14.97 Growing your own IC clock tree, http://archives.e-insite.net/archives/ednmag/reg/1997/ 031497/06CS.htm, Feb. 27, 2002, pp. 1–7.

Primary Examiner—Long Pham Assistant Examiner-Thao X. Le (74) Attorney, Agent, or Firm—Michael Shenker; MacPherson Kwok Chen & Heid LLP

(57)**ABSTRACT**


A clock distribution network (110) is formed on a semiconductor interposer (320) which is a semiconductor integrated circuit. An input terminal (120) of the clock distribution network is formed on one side of the interposer, and output terminals (130) of the clock distribution network are formed on the opposite side of the interposer. The interposer has a through hole (360), and the clock distribution network includes a conductive feature going through the through hole. The side of the interposer which has the output terminals (130) is bonded to a second integrated circuit (310) containing circuitry clocked by the clock distribution network. The other side of the interposer is bonded to a third integrated circuit or a wiring substrate (330). The interposer contains a ground structure, or ground structures (390, 510), that shield circuitry from the clock distribution network. Conductive lines (150) in an integrated circuit are formed in trenches (610) in a semiconductor substrate.


21 Claims, 15 Drawing Sheets






^{*} cited by examiner












FIG. 4

DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

