Chip Scale Package (CSP)

Design, Materials, Processes, Reliability, and Applications

John H. Lau

Express Packaging Systems, Inc.

Shi-Wei Ricky Lee

The Hong Kong University of Science & Technology

McGraw-Hill

New York San Francisco Washington, D.C. Auckland Bogotá Caracas Lisbon London Madrid Mexico City Milan Montreal New Delhi San Juan Singapore Sydney Tokyo Toronto

> IVM 1014 IPR2012-00018

Find authenticated court documents without watermarks at docketalarm.com.

DOCKE.

R

М

Δ

Library of Congress Cataloging-in-Publication Data

Lau, John H. Chip scale package, CSP : design, materias, processes, and applications / John H. Lau, Shi-Wei Ricky Lee. p. cm. Includes index. ISBN 0-07-038304-9 1. Integrated circuits—Design and construction. 2. Microelectronic packaging. I. Lee, Shi-Wei Ricky. II. Title. TK7874.L3167 1999 621.3815—dc21 98-53224 CIP

McGraw-Hill



A Division of The McGraw Hill Companies

Copyright © 1999 by The McGraw-Hill Companies, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher.

1 2 3 4 5 6 7 8 9 0 DOC/DOC 9 0 4 3 2 1 0 9

ISBN 0-07-038304-9

The sponsoring editor for this book was Stephen S. Chapman, the editing supervisor was Penny Linskey, and the production supervisor was Sherri Souffrance. It was set in Century Schoolbook by Victoria Khavkina of McGraw-Hill's Professional Book Group composition unit.

Printed and bound by R. R. Donnelley & Sons Company.

McGraw-Hill books are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. For more information, please write to the Director of Special Sales, McGraw-Hill, 11 West 19th Street, New York, NY 10011. Or contact your local bookstore.



DOCKE

This book is printed on recycled, acid-free paper containing a minimum of 50% recycled, de-inked fiber.

Information contained in this work has been obtained by The McGraw-Hill Companies, Inc. ("McGraw-Hill") from sources believed to be reliable. However, neither McGraw-Hill nor its authors guarantees the accuracy or completeness of any information published herein and neither McGraw-Hill nor its authors shall be responsible for any errors, omissions, or damages arising out of use of this information. This work is published with the understanding that McGraw-Hill and its authors are supplying information but are not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought. 4 Chapter One

1.2.1 Assembly process

Figure 1.2 shows a very simplified assembly process for wire-bonding chips and solder-bumped flip chips on organic substrates. More detailed design, materials, process, reliability, and applications for wirebonding and flip-chip technologies can be found in Ref. [1-34]. It should be noted that there are two ways to do the screening test for solder-bumped flip-chip technology. One is to test before wafer bumping. In this case, the probe marks (damages) will be on the pad, which could affect the integrity of the under-bump metallurgy and have po-



Figure 1.2 Assembly process for wire-bonding and flip-chip technologies.

tential a bumpin result in yield ca: tween t bumpin From wire bo technole gy need tween t MHz sc major ec

1.2.2 M

The ma bumped should k shown. 4 hours a chips pe It can fluxing n the wire lower (it pick and more win ment for (\$4,790,(be small

1.2.3 Ma

As ment ing and labor/opt be the sa

1.2.3.1 chips N

Find authenticated court documents without watermarks at docketalarm.com.

Solder-Bumped Flip Chip and Wire-Bonding Chip on CSP Substrate 5

tential effects on long-term reliability. The other is to test after wafer bumping. In this case, the test will contaminate the probe needles and result in shorts. Also, solder bumps may be damaged. However, better yield can be obtained because there will be better electrical contact between the probe needles and the solder bumps. For a mature waferbumping process, the bump yield is usually very high (>99 percent). From a cost point of view, the most important difference between

From a cost point of view, the most important uniference between wire bonding and solder-bumped flip chip is that the wire-bonding technology needs gold wire and the solder-bumped flip-chip technology needs wafer bumping. The second most important difference between these two technologies is the effect on IC chip yields of the 1-MHz screening test and at-speed/burn-in system tests. Finally, the major equipment needed for these interconnect methods differs.

1.2.2 Major equipment

The major equipment needed by wire-bonding chips and solderbumped flip chips on a CSP organic substrate is shown in Table 1.2. It should be noted that equipment required by both technologies is not shown. Also, all the equipment is assumed to be utilized 300 days (24 hours a day) a year, and the capacity is assumed to be 12 million chips per year.

It can be seen from Table 1.2 that expensive pick and place and fluxing machines are necessary for flip-chip technology. Even though the wire bonder is cheaper, however, because its throughput is much lower (it depends on the number of pads on a chip) than that of the pick and place machine (which performs gang bonding on a chip), more wire bonders are needed. Consequently, the cost of major equipment for flip chip (\$2,700,000) is lower than that for wire bonding (\$4,790,000). Also, the manufacturing floor space for flip chip should be smaller.

1.2.3 Materials/labor/operation

As mentioned earlier, the largest cost differences between wire bonding and flip chip are those for materials and IC chip yields. The labor/operation costs for these two assembly processes are assumed to be the same.

1.2.3.1 The wafer. The physically possible number of undamaged chips N_c stepped from a wafer (Fig. 1.2) may be given by

$$N_c = \pi \frac{[\phi - (1+\theta)\sqrt{A/\theta}]^2}{4A} \tag{1}$$

.1)

vire-bonding es. More deons for wiref. [1–34]. It ning test for wafer bumpe pad, which and have po-

o On Organic

ng

l'est

Flux

]

ulation

st

es.

DOCKE

Solder-Bumped Flip Chip and Wire-Bonding Chip on CSP Substrate 19

1.3 How to Select Underfill Materials

One of the major reasons why solder-bumped flip chip on low-cost organic CSP substrates works is because of the underfill epoxy encapsulant [1-6, 10-29]. It reduces the effect of the global thermal expansion mismatch between the silicon chip and the organic substrate, i.e., it reduces the stresses and strains in the flip-chip solder bumps (since the chip and the substrate are tightly held by the underfill) and redistributes over the entire chip area the stresses and strains that would otherwise be increasingly concentrated near the corner solder bumps of the chip. Other advantages of underfill encapsulant are that it protects the chip from moisture, ionic contaminants, radiation, and hostile operating environments such as thermal [3, 5, 18], mechanical pull [3], shear [3, 22, 26-28], and twist [3, 22], and shock/vibration [24].

In this chapter, eleven different underfill encapsulants with different filler size and content and different epoxies are studied. Their curing conditions, such as time and temperature, are measured by a differential scanning calorimeter (DSC) unit. Their material properties, such as the TCE (thermal coefficient of expansion), T_g (glass transition temperature), dynamic storage modulus, tangent delta, and moisture content, are measured using thermal mechanical analysis (TMA), dynamic mechanical analysis (DMA), and thermal gravimetric analysis (TGA). Their flow rate and mechanical (shear) strength in a solderbumped flip chip on board are measured. Their effects on the electrical performance (voltage) of a functional flip-chip device are determined experimentally. For each test configuration, the sample size is three and the values reported herein are the average.

1.3.1 Underfill materials and applications

There are eleven different encapsulant materials under consideration, namely, Underfills A, B, C, D1, D2, D3 (three different lots), E, F, G, H, and I (Table 1.4). All of the underfill encapsulants are premixed at the supplier sites, packed in plastic syringes (5 to 10 mL), and then frozen packed at -40° C to prevent curing. In shipping, these underfill materials require special handling to maintain the low temperature continuously. Upon receiving the package, one needs to unpack the package, take out the syringes quickly, and store them in a freezer at an uninterrupted temperature of -40° C. Under these conditions, most of the underfill encapsulants would have approximately one year storage life.

The filler content and size for Underfills A, B, C, D1, D2, D3, E, F, G, H, and I are shown in Table 1.4. For all these underfills, the filler is silica. The resin of Underfills A, B, C, D1, D2, and D3 is bisphenol-type epoxy; that of Underfill H is a mixture of bisphenol epoxy and a

everything eaper even a this case, eaper. for p = 0.25= 0.16 mm flip chip is ated out, as if an areanot be comt use area-

flip chip on ions for dedie and per relating the ds, chip ditice conve-

an that for

e than flip

es.

s.

o sizes.

pitches. rs.

ay chips.

reases.

reases.

r ratio of Y_I

bonding. an flip chip , flip chip is

DOCKE.