



1  
2  
3  
4

**Document Identifier: DSP0134**

**Date: 2015-02-12**

**Version: 3.0.0**

5 **System Management BIOS (SMBIOS) Reference**  
6 **Specification**

- 7 **Supersedes: 2.8.0**
- 8 **Document Type: Specification**
- 9 **Document Class: Normative**
- 10 **Document Status: Published**
- 11 **Document Language: en-US**
- 12

**HTC EX. 1025**

13

14 Copyright Notice

15 Copyright © 2000, 2002, 2004–2014, 2015 Distributed Management Task Force, Inc. (DMTF).  
16 All rights reserved.

17 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems  
18 management and interoperability. Members and non-members may reproduce DMTF specifications and  
19 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to  
20 time, the particular version and release date should always be noted.

21 Implementation of certain elements of this standard or proposed standard may be subject to third party  
22 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations  
23 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,  
24 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or  
25 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to  
26 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,  
27 disclose, or identify any such third party patent rights, or for such party's reliance on the standard or  
28 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any  
29 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent  
30 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is  
31 withdrawn or modified after publication, and shall be indemnified and held harmless by any party  
32 implementing the standard from any and all claims of infringement by a patent owner for such  
33 implementations.

34 For information about patents held by third-parties which have notified the DMTF that, in their opinion,  
35 such patent may relate to or impact implementations of DMTF standards, visit  
36 <http://www.dmtf.org/about/policies/disclosures.php>.

37

## CONTENTS

38 Foreword ..... 9

39 Introduction..... 10

40 Document conventions..... 10

41 1 Scope ..... 13

42 1.1 Supported processor architectures..... 13

43 2 Normative references ..... 13

44 3 Terms and definitions ..... 14

45 4 Symbols and abbreviated terms..... 15

46 5 Accessing SMBIOS information ..... 21

47 5.1 General ..... 21

48 5.2 Table convention..... 21

49 5.2.1 SMBIOS 2.1 (32-bit) Entry Point..... 21

50 5.2.2 SMBIOS 3.0 (64-bit) Entry Point..... 23

51 6 SMBIOS structures..... 24

52 6.1 Structure standards..... 24

53 6.1.1 Structure evolution and usage guidelines..... 24

54 6.1.2 Structure header format..... 25

55 6.1.3 Text strings ..... 26

56 6.2 Required structures and data ..... 26

57 6.3 SMBIOS fields and CIM MOF properties..... 28

58 7 Structure definitions..... 29

59 7.1 BIOS Information (Type 0)..... 29

60 7.1.1 BIOS Characteristics..... 30

61 7.1.2 BIOS Characteristics Extension Bytes..... 31

62 7.2 System Information (Type 1) ..... 32

63 7.2.1 System — UUID..... 33

64 7.2.2 System — Wake-up Type..... 34

65 7.3 Baseboard (or Module) Information (Type 2) ..... 34

66 7.3.1 Baseboard — feature flags ..... 35

67 7.3.2 Baseboard — Board Type ..... 36

68 7.4 System Enclosure or Chassis (Type 3) ..... 36

69 7.4.1 System Enclosure or Chassis Types ..... 38

70 7.4.2 System Enclosure or Chassis States..... 39

71 7.4.3 System Enclosure or Chassis Security Status ..... 40

72 7.4.4 System Enclosure or Chassis — Contained Elements..... 40

73 7.5 Processor Information (Type 4) ..... 41

74 7.5.1 Processor Information — Processor Type..... 44

75 7.5.2 Processor Information — Processor Family ..... 45

76 7.5.3 Processor ID field format ..... 50

77 7.5.4 Processor Information — Voltage..... 51

78 7.5.5 Processor Information — Processor Upgrade ..... 51

79 7.5.6 Processor Information — Core Count..... 53

80 7.5.7 Processor Information — Core Enabled..... 53

81 7.5.8 Processor Information — Thread Count..... 54

82 7.5.9 Processor Characteristics..... 54

83 7.6 Memory Controller Information (Type 5, Obsolete) ..... 55

84 7.6.1 Memory Controller Error Detecting Method ..... 56

85 7.6.2 Memory Controller Error Correcting Capability..... 56

86 7.6.3 Memory Controller Information — Interleave Support..... 56

87 7.6.4 Memory Controller Information — Memory Speeds ..... 57

88 7.7 Memory Module Information (Type 6, Obsolete)..... 57

89	7.7.1	Memory Module Information — Memory Types .....	58
90	7.7.2	Memory Module Information — Memory Size .....	58
91	7.7.3	Memory subsystem example .....	59
92	7.8	Cache Information (Type 7) .....	61
93	7.8.1	Cache Information — Maximum Cache Size and Installed Size .....	63
94	7.8.2	Cache Information — SRAM Type .....	63
95	7.8.3	Cache Information — Error Correction Type .....	63
96	7.8.4	Cache Information — System Cache Type .....	63
97	7.8.5	Cache Information — Associativity .....	64
98	7.9	Port Connector Information (Type 8) .....	64
99	7.9.1	Port Information example .....	65
100	7.9.2	Port Information — Connector Types .....	65
101	7.9.3	Port Types .....	66
102	7.10	System Slots (Type 9) .....	68
103	7.10.1	System Slots — Slot Type .....	68
104	7.10.2	System Slots — Slot Data Bus Width .....	70
105	7.10.3	System Slots — Current Usage .....	71
106	7.10.4	System Slots — Slot Length .....	71
107	7.10.5	System Slots — Slot ID .....	71
108	7.10.6	Slot Characteristics 1 .....	72
109	7.10.7	Slot Characteristics 2 .....	72
110	7.10.8	Segment Group Number, Bus Number, Device/Function Number .....	72
111	7.11	On Board Devices Information (Type 10, Obsolete) .....	72
112	7.11.1	Onboard Device Types .....	73
113	7.12	OEM Strings (Type 11) .....	73
114	7.13	System Configuration Options (Type 12) .....	74
115	7.14	BIOS Language Information (Type 13) .....	74
116	7.15	Group Associations (Type 14) .....	75
117	7.16	System Event Log (Type 15) .....	77
118	7.16.1	Supported Event Log Type descriptors .....	79
119	7.16.2	Indexed I/O Access method .....	79
120	7.16.3	Access Method Address — DWORD layout .....	80
121	7.16.4	Event Log organization .....	80
122	7.16.5	Log Header format .....	81
123	7.16.6	Log Record format .....	82
124	7.17	Physical Memory Array (Type 16) .....	87
125	7.17.1	Memory Array — Location .....	88
126	7.17.2	Memory Array — Use .....	89
127	7.17.3	Memory Array — Error Correction Types .....	89
128	7.18	Memory Device (Type 17) .....	89
129	7.18.1	Memory Device — Form Factor .....	92
130	7.18.2	Memory Device — Type .....	92
131	7.18.3	Memory Device — Type Detail .....	93
132	7.18.4	Memory Device — Extended Size .....	94
133	7.19	32-Bit Memory Error Information (Type 18) .....	94
134	7.19.1	Memory Error — Error Type .....	95
135	7.19.2	Memory Error — Error Granularity .....	95
136	7.19.3	Memory Error — Error Operation .....	96
137	7.20	Memory Array Mapped Address (Type 19) .....	96
138	7.21	Memory Device Mapped Address (Type 20) .....	97
139	7.22	Built-in Pointing Device (Type 21) .....	99
140	7.22.1	Pointing Device — Type .....	99
141	7.22.2	Pointing Device — Interface .....	100
142	7.23	Portable Battery (Type 22) .....	100
143	7.23.1	Portable Battery — Device Chemistry .....	102
144	7.24	System Reset (Type 23) .....	102

145 7.25 Hardware Security (Type 24)..... 103

146 7.26 System Power Controls (Type 25)..... 104

147 7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time..... 105

148 7.27 Voltage Probe (Type 26)..... 105

149 7.27.1 Voltage Probe — Location and Status..... 106

150 7.28 Cooling Device (Type 27) ..... 107

151 7.28.1 Cooling Device — Device Type and Status..... 107

152 7.29 Temperature Probe (Type 28) ..... 108

153 7.29.1 Temperature Probe — Location and Status ..... 109

154 7.30 Electrical Current Probe (Type 29) ..... 110

155 7.30.1 Current Probe — Location and Status..... 110

156 7.31 Out-of-Band Remote Access (Type 30)..... 111

157 7.32 Boot Integrity Services (BIS) Entry Point (Type 31) ..... 112

158 7.33 System Boot Information (Type 32) ..... 112

159 7.33.1 System boot status ..... 112

160 7.34 64-Bit Memory Error Information (Type 33)..... 113

161 7.35 Management Device (Type 34) ..... 114

162 7.35.1 Management Device — Type ..... 114

163 7.35.2 Management Device — Address Type ..... 115

164 7.36 Management Device Component (Type 35)..... 115

165 7.37 Management Device Threshold Data (Type 36)..... 116

166 7.38 Memory Channel (Type 37) ..... 116

167 7.38.1 Memory Channel — Channel Type ..... 117

168 7.39 IPMI Device Information (Type 38)..... 117

169 7.39.1 IPMI Device Information — BMC Interface Type..... 119

170 7.40 System Power Supply (Type 39) ..... 119

171 7.40.1 Power supply characteristics ..... 121

172 7.41 Additional Information (Type 40)..... 121

173 7.41.1 Additional Information Entry format ..... 122

174 7.42 Onboard Devices Extended Information (Type 41) ..... 123

175 7.42.1 Reference Designation ..... 124

176 7.42.2 Onboard Device Types ..... 124

177 7.42.3 Device Type Instance ..... 124

178 7.42.4 Segment Group Number, Bus Number, Device/Function Number..... 124

179 7.43 Management Controller Host Interface (Type 42) ..... 124

180 7.44 Inactive (Type 126) ..... 125

181 7.45 End-of-Table (Type 127)..... 126

182 ANNEX A (informative) Conformance guidelines ..... 127

183 ANNEX B (informative) Using the table convention..... 130

184 ANNEX C (informative) Change log..... 131

185 Bibliography ..... 142

186

187 **Tables**

188 Table 1 – SMBIOS 2.1 (32-bit) Entry Point structure..... 22

189 Table 3 – Structure header format description..... 25

190 Table 4 – Required structures and data..... 26

191 Table 5 – Relationship between SMBIOS fields and CIM MOF properties ..... 28

192 Table 6 – BIOS Information (Type 0) structure ..... 29

193 Table 7 – BIOS Characteristics..... 31

194 Table 8 – BIOS Characteristics Extension Byte 1 ..... 32

195 Table 9 – BIOS Characteristics Extension Byte 2 ..... 32

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.