

- [54] HOME COMPUTER AND GAME APPARATUS
- [75] Inventor: Jeffrey E. Frederiksen, Arlington Heights, Ill.
- [73] Assignee: Bally Manufacturing Corporation, Chicago, Ill.
- [21] Appl. No.: 910,964
- [22] Filed: May 30, 1978

**Related U.S. Application Data**

- [63] Continuation-in-part of Ser. No. 812,662, Jul. 5, 1977, which is a continuation of Ser. No. 635,406, Nov. 26, 1975, abandoned.
- [51] Int. Cl.<sup>3</sup> ..... G06F 3/153
- [52] U.S. Cl. .... 364/200
- [58] Field of Search ... 364/200 MS File, 900 MS File, 364/410, 705; 273/85 R, 85 G, 101.1, 101.2, 102.2 R, DIG. 28; 340/720, 723, 724, 725; 358/900

**References Cited**

**U.S. PATENT DOCUMENTS**

- 2,847,661 8/1958 Althouse .
- 3,017,625 1/1962 Evans et al. .
- 3,046,676 7/1962 Hermann et al. .
- 3,122,607 2/1964 Balding .
- 3,135,815 6/1964 Spiegel .
- 3,345,458 10/1967 Cole et al. .
- 3,388,391 6/1968 Clark .
- 3,422,420 1/1969 Clark .
- 3,435,136 3/1969 Bachmann et al. .
- 3,462,639 8/1969 French .
- 3,497,760 2/1970 Kiesling .
- 3,577,130 5/1971 Rice et al. .... 364/900
- 4,116,444 9/1978 Mayer et al. .... 273/DIG. 28 X
- 4,142,180 2/1979 Burson ..... 340/724 X
- 4,177,462 12/1979 Chuffg ..... 340/723 X

**OTHER PUBLICATIONS**

- "II Cybernetic Frontiers" Brand, Random House, 1974, pp. 54-60.
- "Space War", Kuhfeld, Analog Science Fiction/-Science Fact, pp. 67-79.

- Gun Fight Computer Service Manual for the Midway 8080 Microprocessor Game Series, 1976.
- Standardized Test Procedure for Midway's Processor Boards, Jul., 1976.
- Marcus, A., "A Prototype Computerized Page-Design System", Visible Language, vol. 5, Summer, 1971.
- Noll, A. M., "A Computer Technique for Displaying n-Dimensional Hyper-Objects", Comm. of the ACM, vol. 10, 8/67.
- Kolb, E. R., "Computer Printing Forecast for the '70's", Datamation, 12/1/70.
- Andersson, P. L., "Phototypesetting-A Quiet Revolution", Datamation, 12/1/70.
- Bonsiepe, G., "A Method of Quantifying Order in Typographic Design", The Journ. of Typographic Research, 7/68.
- Sutherland, I. E. et al., "A Characterization of Ten Hidden-Surface Algorithms", Computing Surveys, vol. 6, 3/74.
- Bell Lab Record, vol. 47, 5 & 6/69.
- Newell, M. E. et al., "A Solution to the Hidden Surface Problem", Proceedings of ACM Nat. Conf., 1972.
- Gelernter, H. L. et al., "An Advanced Computer-Based Nuclear Physics Data Acquisition System", Nuclear Instruments and Methods, 9/67.
- Knowlton, K. C., "A Comp. Technique for Providing Animated Movies", Proceedings AFIPS, 1964, SJCC, vol. 25.
- Ophir, D. et al., "Brad: The Brookhaven Raster Display", Comm. of the ACM, vol. 11, 6/68.
- Mermelstein, P., "Comp.-Generated Spectrogram Displays for On-Line Speech Research", IEEE Transactions on Audio and Electroacoustics, 3/71.
- Denes, P. B., "Computer Graphics in Color", Bell Lab. Record, vol. 52, 5/74.
- Noll, A. M., "Scanned-Display Computer Graphics", Comm. of the ACM, vol. 14, 3/71.
- Kajiya, J. T. et al., "A Random-Access Video Frame Buffer", Proc. of the Conf. on Comp. Graphics, Pattern Recognition, and Data Struc., 5/14-16/75.
- Denes, P. B., "A Scan-Type Graphics System for Interactive Computing", Proc. of Conf. on Comp. Graphics, Pattern Recog., and Data Struc., 5/14-16/75.
- Primary Examiner—Gareth D. Shaw
- Assistant Examiner—Thomas M. Heckler

*Attorney, Agent, or Firm*—Fitch, Even, Tabin, Flannery & Welsh



[57]





**ABSTRACT**

A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the com-



puter system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.

**36 Claims, 167 Drawing Figures**










*Fig. 8.*



*Fig. 7A.*



PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0	BYTE
P3	P2	P1	P0					0
P7	P6	P5	P4					1
P11	P10	P9	P8					2
P15	P14	P13	P12					3

ORIGINAL

*Fig. 7B.*

PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0	BYTE
P15	P11	P7	P3					0
P14	P10	P6	P2					1
P13	P9	P5	P1					2
P12	P8	P4	P0					3

ROTATED



*Fig. 10.*




Fig. 10A.

Fig. 10B.






Fig. 10c.













Fig. 12A.



*Fig. 12B.*




Fig. 12C.




Fig. 12D.





Fig. 12E.



*Fig. 12F.*

*Fig. 12G.*






Fig. 13A.












Fig. 13D.



*Fig. 13E.*



*Fig. 13F.*




Fig. 13G.




Fig. 13H.




Fig. 13I.




Fig. 13J.










Fig. 13K.









*Fig. 13N.*






Fig. 13.0.

*Fig. 13P.*










Fig. 13R.









*Fig. 13T.*

*Fig. 13U.*





*Fig. 13V.*




Fig. 13W.

*Fig. 13X.*






Fig. 13V






*Fig. 13Z.*



*Fig. 13AA.*







Fig. 13BB.

*Fig. 13cc.*






Fig. 13DD.







Fig. 13EE.



















*Fig. 46.*



*Fig. 74.*












Fig. 32.




Fig. 33.




Fig. 27.




Fig. 18.




Fig. 22.




Fig. 17.




Fig. 35.







Fig. 36.

*Fig. 11.*





*Fig. 13.*








*Fig. 42.*












*Fig. 45D*



Fig. 45E






Fig. 45F.




Fig. 45G.





Fig. 15H.

Fig. 451.






Fig. 15J.




Fig. 67.




Fig. 67.




Fig. 70.




Fig. 70.




Fig. 95.




Fig. 89.




Fig. 96.




Fig. 77.




Fig. 97.




Fig. 78.




Fig. 82.
























Fig. 83.










Fig. 71A.




Fig. 72.





Fig. 71B.









Fig. 73A.


*Fig. 73B.*












*Fig. 73E.*

Fig. 73F.







Fig. 73G.

Fig. 73H.







Fig. 731.



*Fig. 73J.*





Fig. 73K.



*Fig. 73L.*





















Fig. 73M.



## HOME COMPUTER AND GAME APPARATUS

This application is a continuation-in-part of co-pending application Ser. No. 812,662, filed July 5, 1977, which is a streamline continuation of co-pending application Ser. No. 635,406 filed Nov. 26, 1975, abandoned.

The present invention relates to computers and more particularly to home computers and game apparatus adapted for use with cathode ray tube display apparatus, such as television receivers or monitors.

Video games typically employ a television receiver or monitor (hereinafter often referred to as merely "television") to display the game symbols and figures. Each player usually has a control which may be manipulated to cause the game symbols on the screen to interact in accordance with the rules of the particular game being played, often under the direction of a small computer, or microcomputer. Similarly, the television may be used as a display for a computer used as a calculator.

Each frame of the picture displayed on the television screen is comprised of a plurality of picture elements (pixels) which are rapidly and sequentially displayed in a raster scan of the television screen. One type of video game employs a random-access-memory (RAM) to store digital data representative of each picture element to be displayed on the screen. The digital data stored in the RAM is read synchronously with the raster scanning of the picture elements of the television screen. The digital data is converted to signals suitable for the television receiver or monitor and supplied to the television to define the particular pixels being displayed. A programmed microprocessor (a type of computer) may be used to update or modify the data stored in the RAM and hence modify the picture displayed on the television screen in response to signals transmitted from the player controls, in accordance with the microprocessor program.

It is an object of the present invention to provide an improved computer particularly adapted for home use and having the capability of performing various game functions as well as normal computer and calculating functions. It is a further object to provide such a computer that is economical to manufacture. It is a still further object to provide such a computer adapted for use with interchangeable program storage devices.

These and other objects of the invention are more particularly set forth in the following detailed description and in the accompanying drawings of which:

FIG. 1 is a perspective view of a specific embodiment of the present invention;

FIG. 2 is a block diagram of a computer system of the embodiment of FIG. 1;

FIGS. 3A and 3B are charts illustrating the memory address allocations for low and high resolution alternative modes of operation;

FIGS. 4A and 4B are diagrams illustrating the correspondence between the memory address locations in the display memory with the pixels of the display screen for the low and high resolution modes, respectively;

FIG. 5 is a diagram illustrating the correspondence of color registers 0-7 with particular display screen areas;

FIG. 6 is a diagram illustrating examples of modifications performed on pixel data;

FIGS. 7A and 7B illustrate further examples of modifications performed on pixel data;

FIG. 8 is a diagram illustrating the particular data that can be read at a plurality of input ports;

FIG. 9 is a block diagram of a microcycler interface employed in the system;

FIGS. 10A, 10B and 10C are a schematic diagram of the interconnections of the integrated circuit chips of the system;

FIGS. 11A-11F are a block diagram of the data chip of the video processor of the system;

FIGS. 12A-12G are timing diagrams of various control signals of the system for various read and write operations;

FIGS. 13A-Z and 13AA-EE illustrate an example of a circuit implementing the block diagram of FIGS. 11A-F;

FIG. 14 is a composite diagram illustrating the relationship of FIGS. 13A-EE viewed as whole;

FIGS. 15-39 are diagrams showing blocks of FIGS. 13A-EE in greater detail.

FIG. 40 illustrates the pixel data contained in registers of a rotator circuit of the video processor;

FIGS. 41-43 illustrate the relationship among control, clock and synchronization signals of the system;

FIG. 44 is a block diagram of the address chip of the video processor;

FIGS. 45A-J show a more detailed circuit of the address chip;

FIG. 46 illustrates a composite view of FIGS. 45A-J;

FIGS. 47-70 are diagrams showing blocks of FIGS. 45A-J in greater detail;

FIGS. 71A-C are block diagrams of the input/output chip;

FIG. 72 illustrates a circuit for the generation of an input signal;

FIGS. 73A-M show a more detailed circuit of the input/output chip;

FIG. 74 is a composite view of the FIGS. 73A-M; and

FIGS. 75-97 are diagrams showing blocks of FIGS. 73A-M in greater detail.

The preferred embodiments of the present invention are hereinafter described. In general, the system comprises a display for providing discrete picture elements for presentation of movable symbols and a display memory for storage of digital signals representative of picture elements of the display. The system further comprises a computer having a program memory for receiving digital input signals and supplying digital output data signals and other digital output signals representative of picture elements in response to the input signals and program memory. A video processor means is operatively connected to the computer and display memory for selectively performing a plurality of modifications to the picture element output signals from the computer in response to the output data signals and also for transferring the modified picture element signals to the display memory. The video processor means is also operatively connected to the display for supplying signals thereto in response to the digital picture element signals stored in the display memory whereby the picture elements represented therein are displayed.

The system shown in FIG. 1 comprises a computer console 10 having four player-operated control handles 12a-d connected by coiled line cords 14a-d, respectively, to the computer console 10. Thus, the console 10 can accommodate up to four players at a time. Each control handle has a trigger switch 16 and a top mounted joy-stick 17 for actuating four directional switches. The joy-stick 17 has a rotatable knob mounted thereon which controls a potentiometer. The console 10

further has a keypad 18 which has a plurality of keys or push-buttons such as indicated at 20, and a slot 22 for receiving a removable cartridge or cassette 24 containing stored programs. The console 10 further has a cassette eject button 26 for ejecting the cassette whereby the cassette 24 may be easily replaced with a different cassette containing different programs.

A display for presenting movable symbols is shown as a standard color television receiver 28 which is connected to the computer console 10 by a line 30. The television (TV) has a cathode ray tube screen 32 on which a plurality of movable symbols such as the cowboys 36 and 38 are presented for a "Gunfight" game. The picture presented on the screen 32 is made up of the cowboy symbols 36, 38, and a cactus symbol 40 superimposed on a background each in one or more of a variety of color and intensities and comprises a plurality of discrete picture elements or pixels.

A symbol's action is controlled in part by a control handle. For example, the cowboy 36 may be moved up, down, left, right, up and to the left, up and to the right, etc., by proper movement of the joy-stick 17. The direction of the cowboy's shooting arm may be controlled by rotating the potentiometer control knob of the joy-stick 17 and the gun may be fired by pulling the trigger 16. Should the bullet 41 strike the cowboy 38, the cowboy 38 will be caused to fall by a computer system contained within the console 10. In addition, suitable music such as the "Funeral March" will be played by the computer through the television 28.

A schematic block diagram of the computer system of FIG. 1 is shown in FIG. 2 to comprise a display memory for storage of digital signals representative of picture elements of the display (or pixel data) which is shown as a display random-access-memory (RAM) 42. The system further comprises a digital computer 44 which is shown to include a central processing unit (CPU) 46 which may be a microprocessor, for example. The computer 44 has a program memory which includes a system read-only-memory (ROM) 48 and a cassette ROM 24 connected to the CPU 46. The program memory contains instructions to direct the CPU 46 and the symbols and figures stored in digital form for the particular computer functions and games.

The cassette ROM 24 may be easily removed by pressing the ejector button 26 (FIG. 1) and replaced by another cassette in order to change a portion of the program memory. This greatly enhances the flexibility of the system in that a potentially endless variety of games and functions may be performed by the computer console 10 and TV display 28.

The computer 44 is operatively connected to an input/output (I/O) chip 50 and a video processor 52 comprising an address chip 56 and a data chip 54 through a microcycler interface 60. The control handles 12a-d and the keypad 18 are connected to the I/O chip and provide signals in response to manipulation by the players or operators to the I/O chip 50. The digital computer 44 receives the input signals from the I/O chip 50 in digital form and supplies digital output data signals and digital pixel data signals in response to the input signals and the program memory. The I/O chip 50 has a music processor which provides audio signals in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The data chip 54 of the video processor 52 selectively performs a plurality of modifications to the pixel data signals from the computer in response to the output data

signals from the CPU. The video processor is operatively connected to the display RAM 42 and transfers the modified or unmodified pixel data to the display memory 42 at address locations corresponding to address signals transmitted by the address chip 56. The computer 44 transmits the addresses to the address chip 56 which relays the addresses to the display RAM 42.

The video processor 52 is also operatively connected to the TV display 28 to supply signals to the display modulated by a radio frequency (RF) modulator 58 in response to the pixel data stored in the display RAM 42. The address chip 56 internally generates addresses for sequentially reading the pixel data stored in the display RAM 42 whereby the pixels represented in the display memory are displayed.

The microcycler 60 interfaces the computer 44 to a peripheral device such as the video processor 52 and the input/output chip 50. The computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines to the microcycler 60. The purpose of the microcycler 60 is to combine the address lines and the data lines from the CPU 46 into one data bus 66 to the video processor 52 and the I/O chip 50.

The computer system is shown having an additional input device light pen 62, which provides an additional input signal to the computer 44. The light pen 62 is sensitive to light and may be used as a pointer by a player or operator to identify points on the TV screen 32 as will be more fully explained later.

The illustrated apparatus is a full-color video game and home computer system based on a mass-RAM-buffer technique in which two bits of the display RAM 42 are used to define the color and intensity of the pixel on the screen 32. The display RAM 42 has eight bits or a byte at each memory address or location at which data may be read or rewritten. In this manner, the picture on the screen is defined by the contents of the display RAM which can be easily changed by modifying the contents of the display RAM. Data which defines pixels will be referred to as "pixel data".

The specific system of the illustrated embodiment uses a Zilog Z-80 microprocessor as the CPU 46 of the computer 44. The system ROM 48 contains software or programming for a plurality of games. The cassette ROM 24 is a solid state cassette which provides additional memory whereby additional games may be played. These ROM's also contain pixel data which represents various game figures and symbols.

The system may be operated in a high resolution or low resolution mode. The high resolution mode generates a greater number of pixels per unit screen area resulting in a higher resolution. In both the low and high resolution modes, the operating system ROM 48 is allocated the first 8K of memory space; that is, approximately the first eight thousand memory addresses correspond to the system ROM 48 as shown in FIGS. 3A and 3B. Thus, addresses 0000-1FFF (hexadecimal) are addresses for the memory locations of the system ROM. The cassette ROM 24 has the next 8K of memory space, or memory addresses 2000-3FFF (hexadecimal, hereinafter "H") in both modes. The display RAM memory space begins at 16K or memory address location 4000H. In the low resolution mode, the display screen RAM has 4K bytes; in the high resolution, 16K bytes.

The CPU can transfer the pixel data of a pattern or figure stored in either the system or cassette ROM to

the display RAM via the video processor. As noted before, the video processor may perform a variety of modifications to the pixel data before it is written into the display RAM. The modifications are performed by what will be called a "function generator" which is located on the data chip 54 of the video processor 52. The modifications are performed by the function generator when the address bit A14 of the address of the data is a 0. Thus, the address of data to be modified by function generator and written into the display RAM will be less than 2<sup>14</sup> or 3FFF H. Consequently, the address of the data to be modified will be between 0000 H and 3FFF H for the high resolution embodiment and between 0000 H and 0FFF H for the low. However, when the data is written the system actually writes the modified data in the display RAM at locations corresponding to addresses 4000- and 4FFF H for the low resolution model and 4000 H-7FFF H for the high resolution model. The system distinguishes a memory read from ROM addresses 000-1FFF H from a memory write to modified data display RAM addresses 0000-1FFF by circuitry external to the ROM and RAM chips shown in FIGS. 10A and B.

All memory space above 32K (memory location 8000 H) is available for expansion. In the low resolution mode, memory addresses 5000-8000 H are also available for expansion.

In the illustrated computer system, two bits of display RAM 42 are used to define a pixel on the screen. Thus, an 8-bit byte of the display RAM defines 4 pixels on the screen. In the low resolution mode, 40 bytes are used to define a line of data as shown in FIG. 4A. This gives a horizontal resolution of 160 pixels. The vertical resolution is a 102 lines. The areas 610 of the screen defined by the display RAM 42 therefore requires 102×40=4080 bytes. More of the RAM 42 can be used for scratch pad by blanking the screen before the 102nd line is displayed as will be described more fully later.

In the high resolution mode, there are 80 bytes or 320 pixels per line as shown in FIG. 4B. The vertical resolution is 204 lines thus requiring 16,320 bytes of display RAM. This leaves 64 bytes of RAM for scratch pad memory.

In both the high and low resolution modes, the first byte of the display RAM 42 (address 4000 H) corresponds to the upper lefthand corner of the area 610 of the display screen 32 defined by the display RAM. The last byte of the first line in the low resolution mode has address 4027 H with the last byte of the first line in the high resolution mode having address 404F H. In the low resolution mode, the highest display address (4FFF H) corresponds to a byte which corresponds to the lower righthand corner of the screen. Thus, as the RAM addresses increase, the position on the screen associated with the addressed bytes moves in the same directions as the TV scan: from left to right and from top to bottom.

The address chip 56 of the video processor 52 sequentially generates the addresses 4000 H to 4FFF H (7FFF H for the high resolution mode) as the screen is being scanned so that each byte defining 4 pixels is read in order to supply information necessary to display the corresponding 4 pixels of the picture. The 4 pixels associated with each byte are displayed with Pixel 3 defined by bits 6 and 7 shown on the left displayed first. Thus bits 6 and 7 of byte 4000 H define the pixel in the extreme upper lefthand corner of the screen area corresponding to the display RAM.

As noted earlier, two bits are used to represent each pixel on the screen. These two bits, along with a left/right bit (which will be more fully explained later) map the associated pixel to one of eight different "color" registers 0-7. Thus, two bits from the display memory together with the left/right bit identify or select one of the eight different color registers. If the two bits from the display memory have the binary value 00, the color register selected will be color register 0 or 4 depending upon the left/right bit. Similarly, bits having the binary value 01 select register 1 or 5 depending on the left/right bit, etc.

Each color register is an 8-bit register for storage of output data from the computer. The binary bits in a selected color register define the color and intensity characteristics of the associated pixel to be displayed on the screen. The intensity of the pixel is defined by the three least significant bits of a color register, with 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits. Thus each color register can define 1 of 2<sup>3</sup> intensity levels and 1 of 2<sup>5</sup> different colors. The CPU can change the data stored in the color registers which will cause the colors and intensities of subsequent pixels displayed to also change.

A horizontal color boundary register defines the horizontal position of an imaginary vertical line 64 on the screen 32, referring now to FIG. 5. The boundary line 64 can be positioned between any two adjacent bytes in the low resolution mode. The line is immediately to the left of the byte whose address is sent to the horizontal color boundary register. For example, if the horizontal color boundary is set at 0 by the computer, the line will be just to the left of the byte 0 if it is set to 20, the line will be between bytes 19 and 20 which corresponds to the center of the screen.

The left/right bit is an additional register identifying signal supplied by the video processor in response to the data stored in the horizontal color boundary register. If a byte is to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to 1. The left/right bit is set to 0 for pixels associated with a byte to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit=1, i.e., for the pixels to the right of the boundary line, and registers 4-7 are selected for the pixels to the left of the boundary. Thus, if a byte read from the display RAM 42 has the values 00 11 10 00, and was to the right of the boundary line, for example, the four pixels will be defined by color registers 0, 3, 2, and 0, respectively. However, if the byte was located to the left of the horizontal color boundary line, the four pixels will be defined by color registers 4, 7, 6, and 4 respectively.

In the high resolution mode, if a value X is sent to the horizontal color boundary register, the boundary line will be between bytes having addresses 2X and 2X-1 which corresponds to the same position on the screen as the low resolution mode but between different bytes. Thus, for example, if the value 20 is sent, the boundary will be between 39 and 40, corresponding to the center of the screen. To put the entire screen, including the rightside background, to the left of the boundary line 64, the horizontal color boundary line register should be set to 44.

If just four color registers are used, all the information necessary to generate the color and intensity of a particular picture may be stored utilizing only two bits of storage together with the color registers. However, the left/right bit and eight registers give added flexibil-

ity. The color and intensity pattern of a picture stored in memory may be quickly modified in one step by selective placement of the horizontal color boundary. For example, if the entire screen is to the right of the horizontal color boundary, the colors and intensities of the pixels will be selected from color registers 0-3. On the other hand, placing the entire screen to the left results in the colors and intensities of color registers 4-7 being utilized. In this manner, the colors and intensities of the entire picture may be altered by merely changing the address of the horizontal color boundary.

On most television screens, the area 610 defined by the display RAM will be somewhat smaller than the total screen area. Thus there will generally be extra space on all four sides of the display screen not defined by the display RAM. The color and intensity of this area is defined by a two-bit "background" color register. These two bits along with the left/right bit combine to identify one of the 8 color registers which determines the color and intensity of the particular background area. For example, if the two bits contained in the background color register have the value 00 the color and intensity of the background area to the right of the boundary line 54 will be defined by the color register 0, with the area to the left defined by the color register 4, as shown in FIG. 5.

As described earlier, the function generator is enabled to modify pixel data when the data is to be written to a memory address "X" less than 4000 H (A14=0) and that a modified form of the data is actually written to memory location X+4000 H in the display RAM. A register hereinafter called the function generator register determines how the data is modified.

The functions performed on the pixel data are: "expand", "rotate", "shift", "flop", "logical-OR" and "exclusive OR". As many as four of these functions can be used at any one time and any function can be bypassed. However rotate and shift as well as logical-OR and exclusive OR are not done at the same time. The modified pixel data is stored in the display RAM whereby the pixels associated with the pixel data appear similarly modified when displayed.

Referring back briefly to FIG. 2, the microcycler has an 8-bit data bus 66 connecting the microcycler to the video processor 52 and I/O chip 50. The expand function expands the 8 bits contained on the microcycler data bus into 16 bits where each bit of the 8 bits represents one pixel. In other words, it expands 1-bit pixel data into 2-bit pixel data. For example, a 0 on the data bus is expanded into one 2-bit pixel data value and a 1 on the data bus into another 2-bit pixel data value. Accordingly, the pixel data before being expanded is encoded at a first level which can be decoded into pixel data encoded at a second level. Thus, the pixel data on the 8-bit microcycler data bus is encoded at the first level as 1-bit pixel data and when expanded, it is encoded into pixel data at the second level, i.e., 2-bit pixel data. In this manner, two-color patterns can be stored in a ROM in half the space.

The generator functions shift, flop and rotate can be thought of as operating on the pixel data as a whole rather than the individual bits of each pixel. Each byte of the display RAM 42 can be thought of as four 2-bit locations, each location corresponding to a pixel and storing one of four pixel data values (0-3) although the pixels are, of course, actually elements of the picture displayed on the screen. The four pixel data values of the first byte, byte 0, will be referred to as P0, P1, P2

and P3. P0 is composed of the first two bits (or least significant bits) of the byte.

The shift function shifts the pixel data 0, 1, 2 or 3 pixel locations to the right. FIG. 6 illustrates the effect of the above mentioned shifts upon the 3 bytes. The pixel data values are shifted relative to each other wherein the pixels that are shifted out of one byte are shifted into the next byte with the corresponding pixels on the screen appearing shifted a similar amount when displayed. Zeros are shifted into the first byte of a sequence.

The output of the flop function is a mirror image of its input, the original data. The pixel locations interchange pixel data values relative to each other, i.e., the first and fourth pixel location of each flopped byte exchange pixel data values as to the second and third as shown in FIG. 6. The four pixels associated with the flopped byte will similarly appear flopped relative to each other when displayed on the screen.

The rotate function rotates a four pixel by four pixel block of data 90° in clockwise direction such that the pixel data values are rotated relative to each other. FIGS. 7A and 7B illustrate an example of rotation. The sixteen pixel data locations correspond to sixteen contiguous pixels displayed on the screen.

The logical OR and exclusive OR functions operate on a byte as 8 bits rather than four 2-bit pixel data. When the OR function is used in writing pixel data to the display RAM, the input pixel data is logical OR-ed with the contents of the display RAM location being accessed. The result of the logical OR is sent to the display RAM at the above location. The exclusive-OR function operates in the same way except that the data is exclusive OR-ed instead of logical OR-ed.

The illustrated system can accommodate up to four player control handles 12a-12d (FIG. 1) at once. Each handle has five switches (i.e., the trigger switch, and four joy-stick directional switches) and a potentiometer. The switches are ready by the CPU 46 via input ports through the I/O chip 50 (FIG. 2). These input ports are diagrammatically shown in FIG. 8 as input ports 10-1F H where the port number indicates its hexadecimal address. Thus the port at which the player control handle switches for player 1 are read has a hexadecimal address of 10H.

The trigger switch for each player control handle is read at bit 4 and the four directional switches of the joy-sticks are read at bits 0-3. The signals from the potentiometers are converted to digital information by an 8-bit analog to digital converter (FIG. 71A). The four potentiometers are read at input ports 1C-1F H (FIG. 8). All zeros are fed back when the potentiometer is turned fully counterclockwise and all 1's are fed back when turned fully clockwise.

The 24-button keypad 18 is read at bits 0-5 of ports 14-17H. The input data is normally zero and if more than one button is depressed, the data should be ignored.

The microcycler functions as an interface between the CPU and the peripheral devices. The CPU 46 of FIG. 2 has a 16-bit address bus and an 8-bit data bus connecting the CPU to the microcycler 60. Referring now to FIG. 9, the microcycler 60 combines the 16-bit address bus, A0-A15, and the 8-bit data bus, D0-D7, from the CPU 46 into one 8-bit microcycle data bus 66, from the CPU 46 into one 8-bit microcycle data bus 66, MXD0-MXD7, connected to the address chip 56, the data chip 54, and the I/O chip 50. One advantage of the microcycler is that the number of connector pins of the

integrated circuit chips may be reduced since there are fewer connecting lines.

The microcycle data bus can have any of four modes which are defined by the contents or data carried by the microcycle data bus 66. Its mode is controlled by control signals MC0 and MC1 which are generated by the data chip from a plurality of CPU control signals which will be more fully explained later. The microcycle data bus mode is also controlled by a CPU control signal  $\overline{RFSH}$  which indicates that the lower 7 bits of the address bus contains a "refresh" address for refreshing the RAM dynamic memories. The CPU control signals are discussed more fully in the Zilog Z80-CPU Technical Manual and is hereby incorporated by reference as if fully disclosed herein. The microcycle modes are shown below:

TABLE 1

$\overline{RFSH}$	MC1	MC0	Microcycle Data Bus Contents
0	0	0	A0-A7 from the CPU
0	0	1	A0-A7 from the CPU
0	1	0	A0-A7 from the CPU
0	1	1	A0-A7 from the CPU
1	0	0	A0-A7 from the CPU
1	0	1	A8-A15 from the CPU
1	1	0	D0-D7 from the CPU
1	1	1	D0-D7 to the CPU

As can be seen above, when the  $\overline{RFSH}$  signal is a logical zero or low state, the microcyler will allow the address bits A0-A7 from the CPU to be conducted through regardless of the state of MC0 or MC1 in order to refresh the RAM. However, when  $\overline{RFSH}$  is a logical 1 (inactive), MC0 and MC1 determine the contents of the microcycle data bus MXD0-MXD7.

The microcyler as well as the interconnection of the various integrated circuit chips of the low resolution mode system are shown in greater detail in FIGS. 10A-C. The microcyler 60 comprises two 8-line to 4-line multiplexers 70 and 72, having four output lines MXD4-MXD7 and MXD0-MXD3, respectively, and each having 4A and 4B input lines, an enable input E and a select input S.

The address lines A0-A3 and A8-A11, from a CPU address bus 73 from the CPU 56 are connected to the A and B input lines of the address multiplexer 72, respectively. Similarly, the address bus lines A4-A7 and A12-A15 are connected to the 8 input lines of the address multiplexer 70. The address multiplexers 70 and 72 can selectively conduct either the "low address" bits A0-A7, or the "high address" bits A8-A15, to the microcycle data bus MXD0-MXD7 when enabled. The multiplexers have common industry designation number 74LS257.

The microcyler further comprises an 8 line bidirectional data gate 74 having 8 input/output lines connected to a CPU data bus 75 from the CPU 56, 8 input/output lines connected to the microcycle data bus MXD0-MXD7, a direction input DIR and an enable input CD. The data gate 74 can conduct data either from the CPU data bus 75 to the microcycle data bus 66 or from the microcycle data bus 66 to the CPU data bus 75 as determined by the state of the DIR input when enabled.

These three logic elements 70, 72, and 74, function as a 24-line to 8-line multiplexer to sequentially conduct groups of address signals and groups of data signals to the microcycle data bus, in response to the control signals MC0 and MC1 and the CPU control signal

$\overline{RFSH}$ . Alternatively, the gate 74, of the microcyler further functions as a gate for conducting data signals from the microcycle data bus to the CPU data bus.

The microcycle data bus 66 is connected to the MXD0-MXD7 inputs of the address chip 56, data chip 54 and I/O chip 50. The microcyler 60 had input lines 76, 78, and 80 for the control signals  $\overline{RFSH}$ , MC1 and MC0 respectively. The input line 76 operably connects the CPU 56  $\overline{RFSH}$  output to the inputs of a pair of NAND gates 81 and 82. The output of the NAND gate 81 is inverted by an inverter 84 whose output is connected by a line 85 to the enable input 'E' of the multiplexers 70 and 72 and is also connected to the input of a NAND gate 86 whose output is connected to the enable input CD of the gate 74. Thus, when the CPU 56 prepares to refresh the RAM, the refresh control signal,  $\overline{RFSH}$ , will go to the low state causing the output of the NAND gate 81 to go high which is inverted by the inverter 84. A low state at the enable input E of the multiplexers 70 and 72 causes these logic elements to be enabled whereby address signals can be conducted to the microcycle data bus 66. A low state on the line 85 also causes the output of the NAND gate 86 to go high which is presented to the enable input CD of the gate logic element 74 causing the gate 74 to be disabled whereby the outputs of the logic gate 74 are forced to an off state.

The output of the NAND gate 82 is connected to an inverter 88 having an output line 90 connected to the select inputs S of the multiplexers 70 and 72. Thus, when the refresh multiplexer control signal  $\overline{RFSH}$  is low, the output of the NAND gate 82 is high. Consequently, the output of the inverter 88 is low. A low state presented at the selector input S causes address bits presented at the A inputs to be conducted to the multiplexer data bus. Thus when  $\overline{RFSH}$  is low, the low address, A0-A7, is conducted to the microcycle data bus for use in the refresh cycle.

The input lines 78 and 80 connect data chip 54 MC1 and MC0 outputs to the inputs of NAND gates 81 and 82, respectively. When the control signal  $\overline{RFSH}$  is high, i.e., a refresh is not being done, the outputs of the NAND gates 81 and 82 are determined by the microcyler control signals MC1 and MC0, respectively, from the data chip 54. Thus, when the control signal MC1 is in a low state, the output line 85 is also in a low state which enables the multiplexer logic elements 70 and 72 and disables the gate logic element 74 as when the  $\overline{RFSH}$  signal is low. Thus, either the low address or the high address will be conducted onto the microcyler data bus as determined by the control signal MC0. When the control signal 'MC0' is in a low state, the output line 90 is also low which causes the low address to be conducted onto the microcyler data bus. If MC0 is at a high state, the high address is conducted to the microcyler data bus.

Control signal MC1 (and  $\overline{RFSH}$ ) at a high state results in a high state at control line 85 which disables the multiplexers 70 and 72 and enables the gate 74. Thus, the data on the data bus 75 for bits D0-D7 from the CPU 56 will be gated onto the microcyler data bus MXD0-MXD7, or the data on the microcyler data bus will be gated onto the data bus of the CPU, depending upon the direction input DIR. The direction input DIR is connected by a line 92 to the output of the NAND gate 82. Thus, the state of the control signal MC0 (with  $\overline{RFSH}$  high) determines the direction that the gate 74

will gate the data. For example, if MC0 is in a low state, the output of the NAND gate 82 will be high resulting in the contents of the data bus D0-D7 being gated onto the microcycler data bus; if MC0 is high, the contents of the microcycler data bus will be gated onto the data bus D0-D7 to the CPU 56.

A power supply indicated generally at 93 supplies +15 v, +10 v, +5 and -5 v to the system. A clock circuit 94 comprising a 14.31818 MHz oscillator 96 and divider stages 98, provides a 7 MHz clock signal 7M, and an inverted 7 MHz clock signal 7M̄, to the 7M and 7M̄ inputs, respectively, of the data chip 54. A clock signal ΦG, generated by the data chip 54 from the 7M and 7M̄ clock signals, is outputted to a buffer 100 having output lines for clock signals Φ and Φ̄. The clock signals Φ1 and Φ2 are connected to the Φ and Φ̄ inputs of the address, data and I/O chips.

The CPU address bus 73 and data bus 75 are connected to the system ROM 48 having inputs A0-A12 and D0-D7 for the address and data bits, respectively. The address bus 73 and data bus 75 are also connected to the cassette ROM 24 (not shown) and the extension plug 77 (for expanding the system).

The system ROM chip 48 has a chip select input CS connected to the output of the chip select logic indicated at 79a and b with the cassette ROM chip select input CCS also connected to the output of the chip select logic 79a and b. The outputs of the logic 79a and b are functions of the CPU control signals MEMORY REQUEST (MREQ) and READ (RD̄), the address bits A13-A15 and the memory disable signals SYSEN, CASEN, AND BUZZOFF from the extender plug 77.

#### DATA CHIP

The CPU control signal lines MEMORY REQUEST, INPUT/OUTPUT REQUEST, READ, and MACHINE CYCLE 1 are operatively connected to the data chip inputs MREQ, IORQ, RD̄, and M1̄, respectively, from the CPU 56. Two more control lines carrying control signals generated by the address chip 56 are connected to the data chip inputs LTCHDO, and WRCTL, respectively. The data chip had a VDD input connected to a +5 volts source, a VGG input connected to a +10 volt source, and a DVSS input connected to ground. Two more inputs SERIAL 0 and SERIAL 1 are grounded since they are used in the high resolution mode.

The data chip 54 has a plurality of outputs including the memory data inputs and outputs MD0-MD7, connected by a memory data bus 102 to the display RAM 42. The data chip input/output MD0 is operatively connected to the data input, D1, and data output D0, ports of the RAM chip 104a, with other memory data input/outputs, MD1-MD7 of the data chip similarly connected to seven RAM chips 104b-h. The data chip also has analog video outputs R-Y, B-Y, VIDEO and +2.5 volts reference operatively connected to the RF modulator 58 (not shown). The data chip has clock signal outputs, VERTICAL DRIVE (VERT. DR.) and HORIZONTAL DRIVE (HORZ. DR.), connected to the address chip 56. Finally, the data chip has control signal outputs MC0 and MC1 connected to the microcycler (as noted before) and an output DATEN used to generate the write enable signal, WĒ, for the RAM chips.

A schematic block diagram of the data chip 54 is shown in FIGS. 11A-11F. The microcycle generator 106 of FIG. 11A generates the microcycle control sig-

nals MC0 and MC1 from the CPU control signals IORQ, MREQ, RD̄, and M1̄. Also generated are microcycle decoder control signals LOAD LOW (LDL1) and LOAD HIGH (LDH1) for loading the low and high address bits respectively.

A more detailed schematic diagram of the data chip is shown in FIGS. 13A-EE with a composite diagram of these figures shown in FIG. 14. The microcycle generator has an input line 108 for the MREQ control signal and an input line 110 for the IORQ control signal, both of which are connected to the inputs of a NAND gate 112 whose output is connected by an inverter 114 to the inputs of a pair of NOR gates 116 and 118. The microcycle generator has an input line 120 for the CPU control signal RD̄ which is connected to the other input of the NOR gate 116. The output of the NOR gate 116 is connected by an inverter 122 to the input of an AND gate 124.

The output of the NOR gate 118 is connected to the input of a NOR gate 126 whose output is connected to the input of a NOR gate 128 with the output of the AND gate 124 connected to the other input of the NOR gate 128. The output of the NOR gate 128 is connected by a gating transistor 130 which acts as a delay to the input of a NOR gate 132. The gate of the transistor 130 is connected to the clock signal line Φ2. Φ2 is the complement of the clock signal Φ and a clock signal Φ1 is Φ uncomplemented.

The output of the NOR gate 132 is connected by a gating transistor 134 (which also acts as a delay) to an inverter 136 having an output line 138. The gate of the "delay" transistor 134 is connected to the clock signal Φ1.

The output line 138 is connected to the inputs of the AND gate 124 and the NOR gate 126 and is also connected by a delay transistor 140 to the input of a NOR gate 142. The gate of the transistor 140 is connected to the clock signal 7M̄. The output of the NOR gate 142 is connected by a delay transistor 144 to an inverter 147 having an output line 148. The gate of the transistor 144 is connected to the 7M clock signal.

The output line 148 of the inverter 146 is connected to an input of a NOR gate 150 whose output is connected to an inverter 152. A transistor 154 is connected to the voltage source VDD and to ground by a transistor 156. The gate of the transistor 154 is connected to the output of the inverter 152 and the gate of the transistor 156 is connected to the output of the NOR gate 150. The junction of the transistors 154 and 156 at the line 80 carries the microcycle control signal MC0.

The MREQ and IORQ input lines, 108 and 110, are connected to the input AND gate 160 whose output is connected to a NOR gate 162. The output line 138 of the inverter 136 is also connected to the input of a NOR gate 164 whose output is connected to the input of the NOR gate 162. The output of the NOR gate 162 is connected by a delay transistor 166 to a NOR gate 168. The gate of the transistor 166 is connected to the Φ2 clock signal. The output of the NOR gate 168 is connected by a delay transistor 170 to an inverter 172 having an output line 174. The gate of the transistor 170 is connected to the Φ1 clock signal.

The output line 174 is connected to an input of the AND gate 160 and inputs of the NOR gates 118 and 164 and is also connected by a delay transistor 176 to a NOR gate 178. The gate of the transistor 176 is connected to the 7M̄ clock signal. The output of the NOR gate 178 is connected by a delay transistor 180 to an inverter 82



having an output line 188. The gate of the transistor 180 is connected to the clock signal 7M.

The output line 188 of the inverter 182 is connected to a NOR gate 190 whose output is connected to an inverter 192. A gating transistor 194 is connected to the voltage source VDD and to a transistor 196 which is connected to ground. The output of the inverter 192 is connected to the gate of the transistor 194 and the output of the NOR gate 190 is connected to the gate of the transistor 196. The junction of the transistors 194 and 196 at the line 78 carries the microcycle control signal MC1.

The state of the control signal MC1 is the same as the output of inverter 192 since a high state (logical 1) output of the inverter 192 will turn on the transistor 194 causing the MC1 line 78 to also go high. Similarly, a high output from the NOR gate 190 (when inverter 192 is at a low state) causes the transistor 196 to turn on which causes the MC1 control signal line 78 to also go low. The state of the MC0 control line 80 is similarly the same as the state of the inverter 152.

The microcycle generator has another input 200 for the CPU control signal  $\overline{M1}$  which is connected to the input of a NOR gate 202 having another input connected to the input line 110 for the CPU control signal  $\overline{IORQ}$ . The output of the NOR gate 202 is connected to the inputs of the NOR gates 168, 132, 178, 142, 190 and 150.

The  $\overline{M1}$  CPU control signal is active when low (logical 0) and indicates that the current machine cycle is an operation code fetch cycle of an instruction execution. Thus, the  $\overline{M1}$  control signal is normally high (logical 1) whenever the CPU is accessing a peripheral device such as a video processor. Hence, the NOR gate 202 having a logical 1 presented at the input will output a logical 0. This logical 0 is presented at the inputs of the NOR gates 132, 168, 142, 178, 150 and 190 resulting in these NOR gates operating as inverters whenever the  $\overline{M1}$  control signal is high.

Similarly, whenever  $\overline{M1}$  goes low indicating that the current machine cycle is the fetch cycle of an instruction execution,  $\overline{IORQ}$  will normally be high with the same effect upon the above-mentioned NOR gates with an exception.  $\overline{IORQ}$  and  $\overline{M1}$  will both go low during an "interrupt acknowledge" cycle. With these two control signals both at a low state, the NOR gate 202 will output a high state causing the NOR gate 150 to produce a low state forcing the control signal MC0 to a high state or 1. In a similar fashion, the output of the NOR gate 190 is forced to a low state which also forces the control signal MC1 to a high state.

Referring back to the microcycle modes set out in Table I, it is seen that where MC0 and MC1 are both a logical 1, the microcyler will gate data from the microcyler data bus to the CPU data bus. This data was placed on the microcyler data bus by the peripheral device initiating the interrupt and will be used by the CPU in its response to the interrupt signal.

The "MEMORY REQUEST" control signal,  $\overline{MREQ}$ , is active when low and indicates that the address bus of the CPU holds a valid address for a memory read or a memory write operation. The "INPUT-OUTPUT REQUEST" control signal  $\overline{IORQ}$ , is also active when low and indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. The read control signal,  $\overline{RD}$ , is active when low and indicates that the CPU wishes to read data from the memory or an I/O device. When high,

$\overline{RD}$  indicates the CPU wishes to write data to memory or an I/O device.

The generation of the microcyler control signals MC0 and MC1 as a function of the CPU control signals,  $\overline{MREQ}$ ,  $\overline{IORQ}$ , and  $\overline{RD}$  together with clock signals  $\Phi 1$  and 7M, are illustrated for a plurality of read and write operations in FIGS. 12A-G. An example of MC0 and MC1 as functions of  $\overline{MREQ}$ ,  $\overline{RD}$ , and the clock signals  $\Phi 1$  and 7M, is shown for a memory write operation in FIG. 12A.

A clock state, T, is defined by one complete period of the clock signal  $\Phi$ . At the beginning of the initial clock state T1, the CPU control signals  $\overline{MREQ}$ ,  $\overline{RD}$  are at the same state as the previous clock state which is a high state with the microcyler control signals MC0 and MC1 also at the same state as the previous clock state which is a low state. During T1, after the clock signal  $\phi$  goes low,  $\overline{MREQ}$  goes low which indicates that the CPU address bus holds a valid address for the memory write operation.

Referring to FIG. 13, the NAND gate 112 has the control signals  $\overline{MREQ}$  and  $\overline{IORQ}$  presented at its inputs which are both inactive or a logical 1 at the beginning of T1. When  $\overline{MREQ}$  goes low, the output of the NAND gate 112 goes high which is inverted by the inverter 114 presenting a low state to one input of the NOR gate 118 and to one input of the NOR gate 116. The other input of the NOR gate 118 is connected by the line 174 to the output of the inverter 172.

Since  $\overline{M1}$  is at a high state, the NOR gates 142, 178, 150 and 190 function as inverters. Thus the output of the inverter 172 at line 174 is at the same state as the previous MC1 state since there are an even number of "inverters" between the line 174 and the gate of the output transistor 194 (except insofar as the 7M and  $\overline{7M}$  delay transistors 176 and 180 delay any change in MC1 resulting from a change in the output of the inverter 172 of line 174).

Thus since MC1 is at a low state, the line 174 connected to the input of the NOR gate 118 is at a low state with the other input of the NOR gate 118 at a low state, as noted before. This produces a high state at the output of NOR gate 118 which results in a low state at the output of the NOR gate 126.

The control signal  $\overline{RD}$  is at a high state indicating a write operation which causes the NOR gate 116 to output a low state which is inverted by the inverter 122 to produce a high state. The line 138 is at the same state (except for a delay) as the previous MC0 state (in a manner similar to that for the line 174) which causes the output of the AND gate 124 to be low. The NOR gate 128 thus has a low state presented at both of its inputs which results in a high state produced at its output.

This output is conducted when the clock signal  $\Phi 2$  goes high and is inverted by the NOR gate 132. The transistor 134 conducts this output when the clock signal  $\phi 1$  goes high resulting in the output of the inverter 136 going high. Thus the output of the inverter 136 assumes the same state as the NOR gate 128 on the positive edge 200 (i.e., going from a low state to a high state) of the clock signal  $\Phi$  (FIG. 12A).

The high state at the output of the inverter 136 is conducted by the transistor 140 when the clock signal  $\overline{7M}$  goes high which is inverted by the NOR gate 142 and conducted by the transistor 144 when the clock signal 7M goes high. The logical 0 is then inverted by the inverter 146, NOR gate 150, and inverter 152 to produce a high state at the output of the inverter 152

which turns on the transistor 154 to produce the high state at the line 86 which is the MC0 control signal line. Referring back to FIG. 12A, it is seen that the control signal MC0 goes to a high state on the positive edge 202 of the clock signal 7M which follows the positive edge 200 of the clock signal  $\Phi$  occurring after the CPU control signal  $\overline{MREQ}$  goes low.

When MC0 changes from a low state to a high state, the contents of the microcycle data bus changes from the low address, A0-A7, to the high address, A8-A15. Thus the 16 address bits from the CPU are transmitted to the video processor and I/O chip in 2 eight-bit groups or slices.

The output of the inverter 136 rising to a high state causes the NOR gate 164 having an input connected to the output line 138 of the inverter 136 to fall to a low state. The output of the AND gate 160 is also low since  $\overline{MREQ}$  is low causing the output of the NOR gate 162 to go high. This high output appears at the output of the inverter 172 at the line 174 on the positive edge 204 (FIG. 12A) of the clock signal  $\Phi$  marking the start of the clock state Tw.

The high state then appears at the gate of the transistor 194 on the positive edge 206 of the clock signal 7M (FIG. 12A) causing the control signal MC1 to rise to a logical 1. The  $\overline{RD}$  signal is at a high state (indicating a write operation) which causes the NOR gate 116 to output a "zero" which is inverted by the inverter 122. The output of the inverter 136, which is at a high state, is returned to the AND gate 124 causing the AND gate to output a "one" which causes the NOR gate 128 to output a "zero". This low state appears at the output of the inverter 136 on the positive edge 204 of the clock signal  $\Phi$  (FIG. 12A). The low state then appears at the MC0 control signal line 80 on the positive edge 206 of the 7M clock signal (FIG. 12A).

With MC0 at a low state and MC1 at a high state, the contents of the CPU data bus are gated onto the microcycle data bus. Thus data placed on the CPU data bus is transmitted to the peripheral devices on the microcycle data bus.

During clock state T3,  $\overline{MREQ}$  returns to a high state. Since  $\overline{MREQ}$  as well as the output of the inverter 172 at line 174 and  $\overline{IORQ}$  are at a high state, the output of the AND gate 160 is high which causes the output of the NOR gate 162 to go low. This low output appears at the line 172 on the positive edge 208 of the  $\Phi 1$  clock signal at clock state T1. The low state at line 172 appears at the gate of the output transistor 194 (with a high state at the gate of the transistor 196) at the positive edge 210 of the clock signal 7M causing the microcycle control signal MC1 to go low. The microcycler is now ready to transmit the low address of the next address presented at its inputs. The relationship of the microcycler control signals MC0 and MC1 to the CPU control signals and system clock signals  $\Phi$  and 7M is shown for a variety of other read and write operations in FIGS. 12B-G.

The microcycler further comprises a NOR gate 201 having inputs connected to outputs of the inverters 146 and 182 and to the clock signal  $\Phi 1$ . A NOR gate 203 also has inputs connected to the output of the inverter 182, to the output of the inverter 146 by an inverter 205, and to the clock signal input  $\Phi$ . An output line 226 of the NOR gate 201 carries the microcycle decoder control signal LDL1 which is a logical 1 when the outputs of the inverters 146 and 182 are a logical 0 (corresponding to both MC0 and MC1 a logical 0), together with  $\Phi 1$  a logical 0. An output line 228 of the NOR gate 203

carries the signal LDL1 which is a logical 1 when MC0 is a logical 1, MC1 a logical 0 and  $\Phi 1$  a logical 0.

Each of the address, data, and I/O chips has a plurality of registers. Each of these registers is individually addressable by the CPU for inputting or outputting data contained in the register.

The data chip is shown in FIG. 11B to the microcycle decoder 212 which assembles 11 address bits A0-A10 from the low address bits, A0-A7, and high address bits, A8-A15, transmitted from the microcycle data bus. The microcycle decoder 212 has an eight bit input line connected to all the bits of an eight-bit data chip data bus 66a and a three-bit input line connected to the lower 3 bits of the data bus 66a. The microcycle data bus 66 is connected to the data bus 66a by a tristate buffer 273 (FIG. 11C). (Other buffers shown in the more detailed schematic FIG. 13 are omitted from the FIGS. 11A-F for clarity).

The microcycle generator 106 (FIG. 11A) generates control signals LDL1 and LDH1 to signal that the microcycle data bus contains the low address bits or the high address bits, respectively. The microcycle decoder 212 is operatively connected to the microcycle generator to input these control signals such that the decoder latches up the low address bits from the eight bit input lines when LDL1 is high and subsequently the high address bits A8-A10 on the three bit input line when the control signal LDH1 is a high. The 11 bits latched in the microcycle decoder are utilized to address the registers on the data chip. The microcycle decoder has an 11 bit output bus A0-A10 which is connected to an address decoder 214 which decodes the address bits to activate one of a plurality of register select lines 216-222. Register select line 216 actually represents eight register select lines for eight different "color" registers 224.

In addition to the proper address, the register select lines 216-221 require the concurrence of a data chip generated control signal,  $\overline{OUTPUT}$ , in order to be activated. The eight color register select lines 216 further require a CPU generated control signal  $\overline{IORQ}$ . The register select line 222 requires the concurrence of another data chip generated control signal  $\overline{INPUT}$ , to be activated. The  $\overline{INPUT}$  and  $\overline{OUTPUT}$  signals are functions of Z-80 CPU control signals including  $\overline{MREQ}$ ,  $\overline{IORQ}$ ,  $\overline{RD}$  and  $\overline{MI}$  and are generated to compensate for any delay caused by the microcycler.

The register select lines 216-221 are operatively connected to eight color registers 0-7, an "expand" register, "function generator" register, "vertical blank" register, "horizontal color boundary" and "background color" register and "low/high resolution mode" register, respectively. The line 222 is operatively connected to a multiplexer, which when activated causes the multiplexer to select the output of an "intercept" register. In this manner, the CPU may select any particular register of the data chip by transmitting an address corresponding to the register which is transmitted in two groups, the low and high addresses, by the microcycler to the microcycle decoder which reassembles the address bits into address bits A0-A10. These bits are then decoded and the corresponding register select line is activated which enables the addressed register to input or output data to the CPU via the microcycle data bus.

The microcycle decoder 212 and address decoder 214 are shown in greater detail in FIG. 13. The microcycle decoder 212 comprises an 11-bit latch with the eight least significant bits A0-A7 each having an input connected to the D0-D7 lines, respectively, of the data bus

66a. Each of the A0-A7 bits of the latch also have an input connected to the LDL1 control signal line 226 and an input connected the line 226 through an inverter 227. The most significant bits A8-A10 each have an input connected to the D0-D2 lines, respectively, of the data bus 66a and each has an input connected to the LDH1 control signal input line 228 directly, and an input connected to the line 228 through an inverter 229.

The A0 bit has output lines A0 and its complement A0 with the A1 bit having outputs A1, A1, etc. all connected to the address decoder 214.

An example of a bit circuit of the latch of the microcycle decoder is shown in FIG. 13. The input of the A0 bit circuit of the latch is connected to a gating transistor 230 whose gate is connected to the LDL1 control signal line 226. The 1 input is also connected to the D0 line of the data bus 66a which carries (among others) address bits A0 and A8. Transistor 230 is connected to an inverter 232 whose output is the A0 output line of the A0 latch which is also connected to an inverter 234 whose output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.

The bit on the D0 line of the data bus 66a is presented to the input of the transistor 230 which is gated by the LDL1 control signal when the D0 line carries the address bit A0. The inverter 232 inverts the address bit A0 and outputs the bit as address bit A0. The output of the inverter 232 is inverted by inverter 234 whose output is the address bit A0. The bit A0 is stored in the A0 bit of the latch in this manner.

The address decoder is shown in FIG. 13 to comprise a programmed logic array (PLA) having a plurality of input lines A0-A10 and A0-A10 connected to the corresponding output lines of the microcycle decoder 212. A plurality of output lines 217-222 and 238-253 are selectively coupled to the PLA input lines by a plurality of pull-down transistors, each of which is represented by a small circle 254.

An example of these pull-down transistors, the transistor coupling the input line A10 to the output line 238 is shown in greater detail in FIG. 16. If the address bit A10 equals 1, i.e., a high state, the A10 address line will cause the pull-down transistor 254 to turn on which "pulls down" the output line 238 to ground.

Each output line 217-222 and 238-253 is connected to the voltage source VDD by a pull-up transistor 260 referring back to FIG. 13. A logical 1 on any address bit input line coupled to an output line will cause that output line to be grounded which is a low state or logical 0.

The input lines of the PLA are selectively coupled to the output lines by the pull-down transistors 254 such that a particular output line will produce a logical 1 only when a predetermined address consisting of a predetermined combination of 1's and 0's are presented on the address input lines A0-A10 and A0-A10.

The output lines 217-221 are coupled to the OUTPUT control signal line 262 by pull-down transistors

264 so that in addition to the proper address, the OUTPUT control signal must be low in order for one of these control lines to output a logical 1. For example, if the address bits A7, A6, A5, A4, A3, A2, A1 and A0 (A7 being the most significant) have the values 0, 0, 0, 1, 1, 0, 0 and 1, respectively, the control line 217 will be a logical 1, if the OUTPUT control signal is also low. Since the PLA output line 217 is the "expand" register select line, the expand register will be selected if the address bits A7-A0 have the value 00011001 or 19H. Thus 19H is the hexadecimal address of the expand register. If any of the address bits A7-A0 are different from the values just listed, the expand register will not be selected. For example, if the address bit A7 is a 1 instead of a 0, the pull-down transistor 254 associated with the A7 input line and the PLA output line 217 will be turned on which pulls the output line 217 to a logical 0.

The output line 222 has an associated address 8H and, as seen in FIG. 11B, is the "intercept" register select line. The intercept register select line 222 is coupled to an INPUT control signal line 266 by a pull-down transistor 268 so that in addition to the address 8H, the INPUT control signal must be low in order for the register select line 222 to be at a logical 1 state which will select the intercept register.

The output lines 238 and 239 are connected to the input of a NOR gate 270 whose output is connected to a NOR gate 272. The other inputs of the NOR gate 272 are the control signal line 262 and a IORQ control signal line 270. Thus, either of two hexadecimal addresses, BH or OH, will cause the output of the NOR gate 270 to go low which will cause the output of the inverter 272 to go high if the control signal OUTPUT and the control signal IORQ are both low.

The output lines 240 and 241, 242 and 243, etc. are also connected to a plurality of NOR gates 271 which are connected to a plurality of NOR gates 272 which also have inputs connected to the OUTPUT control signal line 262 an IORQ control signal line 270. The output lines 216 of the NOR gates 272 are the register select lines for the color registers 224, as seen in FIG. 11B.

Thus, either the hexadecimal address 8H or BH will select color register 0. There is an extra address for each color register to accommodate a color block transfer operation which will be described in more detail later.

Thus, the CPU may address or select a particular register in order to input or output data from or to that register by transmitting the register's associated address together with the proper CPU control signals. The microcycler transmits this address in two groups, the low and high addresses, which are then reassembled by the microcycler decoder 212. The address latched in the microcycler decoder is decoded by the address decoder 214 which activates a register select line. The register select line enables the associated register to input from or output data to the microcycle data bus. The hexadecimal addresses for the input and output ports or registers for the Address, Data and I/O chips are set forth in Table II below:

TABLE II

OUTPUT PORTS		INPUT PORTS	
PORT ADDRESS	FUNCTION	PORT ADDRESS	FUNCTION
ΦH	Color Register Φ	8H	Intercept Feedback

TABLE II-continued

OUTPUT PORTS		INPUT PORTS	
PORT ADDRESS	FUNCTION	PORT ADDRESS	FUNCTION
1H	Color Register 1		Multiplexer
2H	Color Register 2	EH	Vertical Feedback Register
3H	Color Register 3	FH	Horizontal Feedback Register
4H	Color Register 4		
5H	Color Register 5	1ΦH	Player 1 Handle
6H	Color Register 6	11H	Player 2 Handle
7H	Color Register 7	12H	Player 3 Handle
8H	Low/High Resolution Register	13H	Player 4 Handle
9H	Horizontal Color Boundary Register	14H	Keypad Column Φ (right)
	Background Color Register	15H	Keypad Column 1
AH	Vertical Blank Register	16H	Keypad Column 2
		17H	Keypad Column 3 (left)
BH	Color Block Transfer		
CH	Function Generator Register		
DH	Interrupt Feedback Register		
EH	Interrupt Enable and Mode Register		
FH	Interrupt Line Register		
1ΦH	Master Oscillator Register		
11H	Tone A Frequency Register		
12H	Tone B Frequency Register		
13H	Tone C Frequency Register		
14H	Vibrato Register		
15H	Tone C Volume, Noise Modulation and MUX registers		
16H	Tone A Volume and Tone B Volume Registers		
17H	Noise Volume Register		
18H	Sound Block Transfer		
19H	Expand Register		

The functional generator of the video processor can perform a variety of functions or modifications to the pixel data as the data is written to the display RAM by the CPU from the system or cassette ROM. The function generator is enabled when the address of the data is less than 4,000H (address bit A14 equal to 0). The function generator is contained on the data chip 54 and is shown in FIG. 11C to comprise a 7-bit function generator register 274 which is connected to the data bus 66a by a 7-bit input line 276. The data chip data bus 66a is operatively connected to the microcycle data bus 66 by the tri-state buffer 273 shown in FIG. 13 to comprise 8 units 273a-h. (Buffer unit 273a, typical of the units 273a-h, is shown in greater detail in FIG. 17). The output 1 of each unit is connected to the data bus 66a by a buffer 611 (logically similar to that shown in FIG. 18).

The data contents of the register 274 determine how the pixel data is to be modified. The CPU 46 (FIG. 2) may output data to the register 274 by transmitting the address CH to the microcycle decoder 212 and address decoder 214 of FIG. 11B which activates the function generator register select line 218. When the register select line 218 is activated, the function generator register 274 is enabled to input (or latch up) the 7 bits of data transmitted by the CPU. The bits of the data contained within the function generator register 274 relate to dif-

ferent modifications of the pixel data as shown below in Table III:

TABLE III

Bit	0	Least Significant Bit of Shift Amount
	1	Most Significant Bit of Shift Amount
	2	Rotate
	3	Expand
	4	OR
	5	Exclusive-OR
	6	Flop

The order in which the functions are performed is as follows: expansion is done first; rotating or shifting; flopping; and logical-OR or exclusive-OR. The video processor performs the modifications in response to the data stored in the function generator register. A logical 0 or 1 in the bits 2-6 determine whether or not the corresponding function is performed. Bits 0 or 1 of the function generator register determine the amount, if any, of the shift. As many as four of these functions can be used at any one time and any function can be omitted. However, rotate and shift as well as logical-OR and exclusive-OR cannot be done at the same time.

The expand function expands the 8 bits contained on the microcycle data bus 66 four bits at a time into 16 bits. It expands a 0 on the microcycle data bus into one

2-bit pixel and a 1 into another 2-bit pixel. Thus, two-color patterns can be stored in the system or cassette ROM in half the memory space.

The expand function is performed by an expander indicated generally at 278. During each write operation to the display memory using the expander 278, either the upper half (D4-D7) or the lower half (D0-D3) of the data bus 66a is expanded but the expand function may be bypassed, as will be more fully explained below. The half that is expanded is determined by an expand flip-flop 282 having a reset input connected to the function generator register select line 218 and an output connected to a multiplexer 282. The flip-flop 280 is reset by an output to the function generator register 274 and is toggled after each write operation to the display RAM in which the function generator is utilized. The multiplexer 282 is responsive to the flip-flop to select either the upper half, or lower half, of the bits contained on the data bus 66a and output the selected bits on a 4-bit multiplexer data bus 284 for expansion. The upper half of the data bus 66a is expanded when the flip-flop 280 is at a low or zero state, and the lower half is expanded when the flip-flop toggles to the high state.

A 4-bit "expand" register 286 having a 4-bit output line 288 determines the pixel values into which the data contained on the multiplexer data bus 284 can be expanded. A 0 on the multiplexer data bus will be expanded by an expand decoder 290 connected to the expand register output bus 288 and multiplexer output bus 284 into the pixel value determined by bits 0 to 1 of the expand register 286. A 1 on the multiplexer data bus will be expanded into the pixel value determined by bits 2 and 3 of the expand register 286. Thus, the pixel data on the multiplexer data bus is encoded at the first level to identify either the 0 and 1 or 2 and 3 bits of the expand register. In this manner, the data from the computer is decoded into pixel data encoded at the second level, i.e., the pixel data stored in the expand register, which is transmitted when the particular bits of the expand register are selected and identified. The second level pixel data is stored in the display RAM after other modifications, if any, are performed. The pixel data stored in the RAM, when read, is utilized together with the left/right bit to select a color register to generate the pixels of the display as explained hereinbefore.

The expand register 286 has an address 19H at which the CPU may access the expand register in order to change the contents. The address 19H (together with an  $\overline{\text{OUTPUT}}$  signal) transmitted to the address decoder 214 (FIG. 11B) causes the expand register select line 217 to be activated which enables the expand register 286 to receive data on the data bus 66a. In this manner, the pixel data values into which data is expanded may be changed.

The expander 278 is shown in greater detail in FIG. 13. The expand flip-flop 280 has a reset input R connected to the function generator register select line 218 so that the flip-flop is reset with each output of data to the function generator register 274. The flip-flop has a clock input C connected to a clock input line 292 and a clock input  $\overline{\text{C}}$  also connected to the clock signal input line 292 through an inverter 294. (The line 292 carries a clock signal,  $\overline{\text{SHIFT}}$ , which will be more fully explained hereinafter.)

An output  $\overline{\text{Q}}$  is connected to a D input of the flip-flop 280 so that the flip-flop toggles with each clock signal which occurs with each write to the display RAM. The output  $\overline{\text{Q}}$  is also connected by a line 296 to the gates of

four transistor switches 298a-d of the multiplexer 282. An output Q of the flip-flop is connected by a line 300 to the gates of four transistor switches 302a-d. (The flip-flop 280 is shown in greater detail in FIG. 19).

The inputs of the transistor switches 298a-d are connected to the four most significant bits (the upper half) of the data bus 66a with the transistor switches 302a-d connected to the four least significant bits (the lower half) of the data bus 66a. If the state of the expand flip-flop 280 is a logical 1, the transistor switches 302a-d will conduct the lower half of the data bus 66a to the expander. Otherwise, a logical 0 will cause the transistor switches 298a-298d of the multiplexer 282 to conduct the upper half of the data bus 66a.

The output of the transistor switches 302d and 298d are connected by an inverter 304 to the gates of a pair of transistor switches 306a and 306b of the expander decoder indicated generally at 290. The output of the inverter 304 is also connected by an inverter 308 to the gates of a pair of transistor switches 310a and 310b.

A line 312a is connected to ground by a transistor 314 whose gate is connected to the output of bit 0 of the expand register 286. (The logic design of each bit of the expand register is similar to that of the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The line 312a is connected to the voltage source VDD by the transistor 306a and a pull-up transistor 316.

If the state of bit 0 of the expand register 286 is a logical 1, the transistor 314 is turned on which pulls the line 312 to ground or logical 0, otherwise it is a logical 1. Thus the contents of bit 0 of the expand register controls the logic state of the line 312 wherein the logic state of the line 312 is the complement of bit 0 of the expand register 286. In a similar manner, the logic state of a line 312b connected to the transistor switch 306b is the complement of the value of bit 1 of the expand register 286.

Also the logic state of a pair of lines 318a and 318b are the complements of the bits 2 and 3, respectively, of expand register 286. The lines 318a and 318b are connected to the transistor switches 310a and 310b, respectively.

If the input of the inverter 304 (either bit 0 or bit 4 of data bus 66a, depending upon flip-flop 280) is a logical 0, the transistors 306a and 306b are turned on, which selects the lines 312a and 312b which contain the complemented values of bits 0 and 1 of the expand register. On the other hand, if the input of the inverter 304 is a 1, the transistors 310a and b are turned on which selects the lines 318a and 318b containing the complemented values of the bits 2 and 3. The transistors 306a and 310a are connected to a common output line referred to as expand data bit 0 or EDB0. Similarly, the transistors 306b and 310b are connected to output line EDB1; thus a bit from the multiplexer 280 at inverter 304 is expanded into the logic states of lines ED0 and ED1, or simply bits ED0 and ED1. A 0 is expanded into bits ED0 and ED1 which are defined by the complement of bits 0 and 1 of the expand register and a 1 is expanded into bits ED0 and ED1 defined by the complement of bits 2 and 3 of the expand register 386.

In a similar manner, the remaining bits of the lower half of the data bus 66a, (or remaining bits of the upper half if the upper half of the microcycle data bus is selected by the multiplexer 282) are expanded into the expand data bits ED2 and ED3, ED4 and ED5, and ED6 and ED7 which are also defined by the complement of either bits 0 and 1 or 2 and 3 of the expand

register. For example, if the expand register bits 0 and 1 contain the values 1 and 0, respectively, the expand register bits 2 and 3 contain the values 0 and 0, respectively, and the half of the microcycle data bus being expanded has the values 0, 1, 1 and 0. These values will be expanded into the pixel values 01, 00, 00 and 01, respectively.

A pixel is generally represented by 2 bits so that a byte of pixel data having 8 pixel data bits or PDB7-PDB0, represents four pixels with the first pixel represented by pixel data bits PDB0 and PDB1, the second pixel by PDB2 and PDB3, etc. The pixel data bit PDB6 will be referred to as the low bit of the first pixel with PDB7 as the high bit. Similarly, the second pixel has low and high bits PDB4 and PDB5, etc.

The functions shift, rotate, and flop can be thought of as operating on pixels as a whole rather than as individual bits. Accordingly, there is provided a shifter, rotator, and flopper for both of the two bits of data representing pixels. Thus, referring to FIG. 11C, there are provided shifter circuits 320a and b, rotator circuits 322a and b, and flopper circuits 324a and b, for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) and the high bits (PDB7, PDB5, PDB3 and PDB1), respectively, of a byte of pixel data.

The expand function, as with all the other functions, may be bypassed. Accordingly, the expand decoder 290 has a 4-bit output line 326a for the low pixel data bits connected to inputs of a 2-to-1 multiplexer 328a and a four-bit output line 326b for the high pixel data bits connected to inputs of a 2-to-1 multiplexer 328b. The other four inputs of the multiplexer 328a are connected to the low bits (D6, D4, D2 and D0) of the data bus 66a by a 4-bit input line 330a with the other 4 inputs of the multiplexer 328b connected to the high bits D7, D5, D3 and D1 by a line 330b.

The output of the function generator register 274 is connected by a 7 bit output line 332 to a latch 334 having a control input line for address bit  $\bar{A}14$  connected to the address bus 75 of the CPU. When address bit  $\bar{A}14$  is low, the contents of the function generator register are gated through the latch 334. The output of the latch 334 corresponding to bit 3 of the function generator register is connected to the select inputs of the multiplexers 328a and 328b by a line 336. Thus, bit 3 of the function generator register controls the multiplexers 328a and 328b.

If bit 3 is a 0, for example, the multiplexer 328a will conduct the low bits of pixel data from the expand decoder 290 but if bit 3 is a 1, the multiplexer 328a will conduct the low bits of pixel data from the data bus 66a. The multiplexer 328b operates in a similar manner for the high bits of pixel data. In this manner, the expand function may be bypassed by placing a 1 in bit 3 of the function generator register.

The output of the multiplexer 328a is connected to the inputs of the shifter 320a and to the inputs of the rotator 322a with the output of the multiplexer 328b connected to the inputs of the shifter 320b and rotator 322b. As noted before, the shift and rotate functions are not performed at the same time. Bits 0 and 1 of the function generator register 274 control the amount of shift, if any, performed by the shifters 320a and b. The outputs of latch 334 corresponding to the bits 0 and 1 are connected to the shifter 320a and 320b by a 2 bit line 338.

Bit 2 of the function generator register controls whether a rotate is performed and its corresponding latch output is connected to rotators 322a and 322b by

a line 340. The output of the shifter 320a and the rotator 322a are connected to the inputs of the flopper 324a with the output of rotator 322b and shifter 320b connected to the input of flopper 324b. The output of the latch 334 corresponding to bit 6 of the expand register 274 is connected to the floppers 324a and b by a line 342 and controls whether a flop function is performed.

The function generator register 274 is shown in FIG. 13 to comprise a 7-bit register having 7 inputs connected to the D6-D0 bits of the data bus 66a. (The logic design of each bit of the register 274 is also similar to the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The latch 334 comprises NOR gates 334a-g each having an input connected to the address bit line  $\bar{A}14$  and an input connected to an output of bits 6-0, respectively, of the function generator 274. The function generator register select line 218 is connected by a buffer 385, and by an inverter 346, to the function generator register 274.

The multiplexer 328b, rotator 322b, shifter 320b and flopper 324b for the high pixel data bits are constructed and operate in a manner similar to the multiplexer 328a, rotator 322a, shifter 320a and flopper 324a, for the low pixel data bits. Therefore, only those modifiers for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) will be described in detail. The high and low pixel data bits are modified at the same time and reassembled before being written to the display RAM.

The output of the NOR gate 334d (corresponding to bit 3 of the function generator register) is connected by line 336 to the select input A of the 4 units 328a0, 328a2, 328a4 and 328a6 of the multiplexer 328a. The line 336 is also connected to the select input B of each multiplexer unit by an inverter 348.

One such multiplexer unit, 328a0, is shown in greater detail in FIG. 20. The multiplexer unit 328a0 has an input 1A, connected to the unexpanded MD0 bit of the data bus 66a and an input, 1B, connected to the bit ED0 of the expand data bus 326a. The ED0 input is connected to a D type flip-flop shown generally at 349 having outputs 4 and 5, by a transistor switch 350 having a gate connected to the line 336 (not shown). The MD0 input is connected to the D flip-flop 348 by a transistor switch 351 whose gate is connected to the line 336 through the inverter 348 (also not shown). Thus if the line 336 is logical 1 (which is controlled by bit 3 of the function generator register when the address bit  $\bar{A}14$  is a logical 0), the ED0 bit from the expander is conducted to the D flip-flop. The output of this D flip-flop defines pixel data bit PDB0. The output of the eight flip-flops of the multiplexer 328a and b for the low and high pixel data bits, respectively, together define PDB7-PDB0. Thus if the line 336 is logical 1, the pixel data bits PDB7-PDB0 will be determined by expand bits ED7-ED0. But if the line 336 is a 0, the unexpanded bit from the data bus 66a is conducted to the D flip-flop and PDB0 is defined by MD0. In such a manner, bit 3 of the function generator register determines whether the expand function is utilized or whether the pixel data from the microcycle data bus is transferred directly. Each multiplexer unit of multiplexer 328a has an output line 352a-d, respectively, and carries the low pixel data bits PDB0, PDB2, PDB4 and PDB6, respectively.

The output line of each multiplexer unit is connected to the shifter for the low pixel data bits, indicated generally at 320a and the rotator for the low bits, indicated generally at 322a in FIG. 13. The shifter 320a comprises a programmed logic array (PLA) 321 having a plurality

of input lines selectively coupled to a plurality of output lines 368a-p by a plurality of pull-down transistors 350. The output lines 352a-d of the multiplexer 328a are four of the PLA input lines.

The shifter 320a further comprises a register 354a having 4 bits 354a0, 354a2, 354a4 and 354a6 which are connected to the inputs 356a-d of the PLA 321, respectively, (with bit 354a0 shown in greater detail in FIG. 21.) The register 354a stores the 4 low bits of the last pixel data byte from the CPU to be written to the display RAM which may be the previous byte of the sequence of bytes (such as those shown in FIG. 6) to be shifted. The register 354a is also clocked by the signal SHIFT.

The NOR gate 344a (corresponding to bit 0 of the function generator register) of the latch 334 is connected by a line 358 to another input of the PLA 321. The line 358 is also connected to an input 359 by an inverter 360. NOR gate 344b (corresponding to bit 1 of the function generator register) of latch 334 is connected by a line 362 to an input of the PLA, with the line 362 also connected to an input 364 by an inverter 366. Bits 0 and 1 of the function generator register define the least and most significant bits of the shift amount performed by the shifter 320a. Each of the output lines 368a-p is connected to the voltage source VDD by one of a plurality of pull-up transistors 370.

The actual amount of the shift performed by the shifter 320a is the complement of the bits contained within bits 0 and 1 of the function generator register since the NOR gates 344a and b invert the outputs of bits 0 and 1 when the address bit A14 is low. Thus, if bits 0 and 1 have the value "11", this is complemented to the values "00" resulting in a shift of 0 pixel positions.

A shift of 1 position shown in FIG. 6 will be explained to illustrate the operation of the shifter 320a. If the bits 1 and 0 of the function generator register have the value "10", the complement of this is "01" indicating a shift of 1 pixel position. Thus, the line 358 will have the logic value of 1 with the line 362 at a logic value 0. The lines 359 and 364 will, of course, be a logical 0 and 1, respectively. As seen by the placement of the pull-down transistors 350, a logical 1 on the line 358 and the line 364 results in all the output lines being pulled down to logical 0 except output lines 368c, 368g, 368k and 368o since these lines do not have a pull-down transistor coupled to either the input line 358 or 364. The output line 368c does have a pull-down transistor 350a coupled to the input line 352b which carries pixel data bit PDB2 from the multiplexer 328a. Thus the logic state of the output line 368c is the complement of the logic state of the input line 352b (or PDB2) from the output of the multiplexer unit 328a2. The pixel data bit PDB0 output of the shifter corresponds to output lines 368a-d and the particular value of PDB0 depends upon which of the lines 368a-d are selected by the input lines 358 and 362. Here, output line 368c was selected, therefore the pixel data bit PDB0 output of the shifter is defined by the PDB2 output of the multiplexer (but complemented). Since PDB0 is the low bit of the two bits representing the first pixel of a byte of pixel data and PDB2 is the low bit of the two bits representing the second pixel, it is seen that the pixel data values outputted by the multiplexer have shifted one pixel position.

Output lines 368e-h of the shifter correspond to PDB2 with output lines 368i-l and 368m-p corresponding to PDB4 and PDB6 respectively. The output line 368g is coupled by a pull-down transistor 350b to the

line 352c which carries the bit PDB4 from the multiplexer. Thus output line 368g (PDB2 of the shifter) has the complement of the logic state of PDB4 from the multiplexer. Output line 368k (PDB4) has the complement of the bit PDB6 from the multiplexer.

The output line 368o of the shifter corresponding to PDB6 is coupled by a pull-down transistor 350d to the output bit 354a0 of the register 354a. Register 354a stores the low pixel data bits of the previous pixel data byte from the CPU to be written to memory. Bit 354a0 contains the pixel data bit PDB0 of the previous byte. Thus the logic state of the output line 368o (PDB6) is the complement of the bit PDB0 of the previous byte to be written.

Thus, for example, if the output bits PDB6, PDB4, PDB2 and PDB0 of the multiplexer 328a are the low bits of the 8 bits representing the pixel values P7, P6, P5 and P4, respectively, of byte 1 of the sequence of bytes to be shifted shown in FIG. 6, and the output of the register 354a0 is the low bit of the 2 bits representing pixel value P0 of the prior byte of the sequence, it is seen that the low pixel data bits PDB6, PDB4, PDB2 and PDB0 of byte 1 (together with the high pixel data bits PDB7, PDB5, PDB3 and PDB1) represent pixel data values P0, P7, P6 and P5, respectively, after a shift operation of 1 pixel position.

It is assumed that the first byte of pixel data of a sequence of bytes to be shifted is the first byte to be written to the display RAM after an output by the CPU to the function generator register. Accordingly, each bit of the register 354a has a reset input connected by a line 372 to the function generator register select line 218 such that the register 354a is reset to 0 with each output to the function generator register. Thus zeros are shifted into the first byte of a sequence as shown in FIG. 6. Each sequence is initialized by an output to the function generator register and therefore data should not be sent to the function generator register in the middle of the sequence.

The output pixel data of the shifter are in complemented form (whether shifted or not) and will be re-complemented by the flopper indicated generally at 324a. The NOR gate 344g has an input connected to the A14 address bit and an input connected to bit 6 of the function generator register 274 which determines whether the flop function is performed when A14 is low. The output of the NOR gate 344g is connected by a line 374 to the gates of four transistor switches 376a-d. The logic state of the input line 374 is inverted by an inverter 378 whose output is connected to the gates of transistor switches 380a-d of the flopper 324a. The output lines 368a-p of the shifter 320a are the input lines of the flopper 324a. The flopper 324a also comprises a programmed logic array having output lines 382a-h coupled to the input lines 368a-p by a plurality of pull-down transistors 384.

The output lines 382a and b are connected by the switches 376a and 380a, respectively, to a buffer 385 having an output line which is the flopper PDB0 output line 377a. (A typical buffer 385 logic circuit is shown in FIG. 22). Lines 382c and d are connected by switches 376b and 380b, respectively, to a buffer 385 having the flopper PDB2 output line 377b, with the lines 382e and f connected by switches 376c and 380c, respectively, to a buffer 385 having the flopper PDB4 output line 377c, and the output lines 302g and h connected by switches 376d and 380d, respectively, to a buffer 385 having the flopper PDB6 output line 377d. The input line 368c



(containing the complemented output pixel data bit PDB0 of the shifter when set for a shift of 1 pixel position) is coupled to the output line 382b by a pull-down transistor 384a and to the output line 382g by a pull-down transistor 384b wherein the logic state of the complemented shifter output bit PDB0 is recomplemented and carried uncomplemented on the flopper output lines 382b and 382g. A logical 1 state on the input line 374 turns on the transistor switch 376d whereby the shifter output bit PDB0 is conducted to the flopper PDB6 output line 377d. Thus, the PDB0 output of the shifter 320a is flopped to the flopper 324a output bit PDB6 when the input line 374 is a logical 1. On the other hand, if the logic state of line 374 is 0, the output of the inverter 378 is a logical 1 which turns on the transistor switch 380a which conducts the shifter PDB0 bit to the flopper PDB0 line 377a and is not flopped. Thus when the logic state of the input line 374 is 0, the output of the shifter is not flopped. The other inputs of the flopper 324a for the bits PDB2, PDB4 and PDB6 are handled in a similar manner.

As an example, if the byte of pixel data being written to the display RAM represents pixel values P7, P6, P5 and P4 as for the byte of original data of FIG. 6 and the shifter is set for zero shifts so that the shifter does not shift the data, then the PDB6, PDB4, PDB2 and PDB0 output bits of the shifter 320a are the low bits of the bits representing pixel values P7, P6, P5 and P4, respectively, (but complemented). When bit 6 of the function generator register is a logical 0, the logic states of the pixel data bits will be recomplemented and flopped so that the PDB6, PDB4, PDB2 and PDB0 output bits of the flopper 324a (together with the PDB7, PDB5, PDB3 and PDB1 output bits of the flopper 324b) represent the pixel data values P4, P5, P6 and P7 after the flop operation as shown in FIG. 6.

The rotation function is performed on the low pixel data bits by a rotator indicated generally at 322a and comprises a programmed logic array 386 having 4 input lines connected to the register 354 PDB0, PDB2, PDB4 and PDB6 output lines 356a-d and 12 input lines connected to the 12 outputs of four 3-bit shift registers 388-391. The input of the first bit 388a of the shift register 388 is connected to the PDB0 input line 356a with the inputs of the first bits 389a-391a of register 389-391 connected to the PDB2, PDB4 and PDB6 lines 356b-d, respectively. (A typical bit circuit 388a of the bits of the shift registers 388-391 is shown in greater detail in FIG. 23).

The rotator is used to rotate a four by four pixel image 90° in a clockwise direction. The four-by-four pixel image represented in FIG. 7A is shown with the individual pixel data bits PDB0-PDB7 of each of the four data bytes labeled. The rotator is initialized by an output to the function generator register and will reinitialize itself after every 8 writes to the display RAM. To perform a rotation, the following procedure is performed. The top byte or byte 0 of the unrotated image is written to a location in the display RAM. The next byte, byte 1 is written to the first location plus 40, byte 2 to the first location plus 80, and the last byte, byte 3 to the first location plus 120. These four locations correspond to 16 contiguous pixels since 40 bytes represent one line of pixels on the display screen. The process is then repeated with byte 0 rewritten to the first location, byte 1 to the first location plus 40, byte 2 to the first location plus 80 and byte 3 to the first location plus 120. After these 8 writes, the data will appear in the display

RAM and (subsequently) the image on the screen rotated 90° from the original as shown in FIG. 7B.

The low 4-bit rotator 322a further comprises a 3-bit counter 394 for counting the 8 writes completed in a rotate sequence. (The logic circuitry of the bits 0-3 is shown in greater detail in FIG. 24 with bit 3 excluding that portion shown in phantom.) The counter 394 has a "clear" input, 2, connected to the function generator register select line 218 so that the counter is initialized to 0 with each output to the function generator register 274. A NOR gate 400 having a "DATEN" control signal input and an address bit A14 input is connected by series connected inverters 396 and 398 to the toggle input of the counter 394. The DATEN control signal is generated by a memory control circuit (FIG. 11F) of the data chip and is activated during memory write cycles. The NOR gate 400 has the input connected to the address bit A14 so that the counter is toggled only during memory write cycles in which the data written is to be modified by the function generator.

The output of the third bit (bit 2) of the counter 394 is connected to the input of a NOR gate 402 which also has an input connected to the output of the inverter 396. The output signal of the NOR gate 402, SHIFT is connected to the shift inputs of the shift registers 388-391 and clock inputs of register 354 (as well as flip-flop 280 of the expander). During the first four memory writes of a rotate sequence, the third bit of the counter 394 is 0 (since the counter counts from 000 to 011) therefore, the NOR gate 402 performs as an inverter wherein the DATEN signal from the inverter 396 generates a shift signal at the output of the NOR gate 402 with each of the first four writes to the display RAM of a rotate sequence. With the next or fifth write, however, the third bit of the counter 394 goes to a logical 1 which drives the output of the inverter 402 low for the last four memory writes of a rotate sequence. The SHIFT clock signal is activated with each write to the display RAM (except for the last four writes of a rotate operation) whether or not the rotate function is utilized in a write of data to the display RAM. Thus the SHIFT signal is also used to clock the Expand flip-flop 280 so that the flip-flop 280 toggles with each write operation to the display RAM.

Each low bit of the first three bytes of a rotate sequence are shifted into the shift registers 388-391 of the low bit rotator 322a. Shift register 388 stores the pixel data bit PDB0 of pixels P0, P4 and P8 of the first three bytes, respectively, of the rotate sequence of FIG. 7A. Similarly, shift register 389 contains the low pixel data bit PDB2 of pixels P1, P5 and P9 after the first four memory writes of the rotate operation. The particular pixel data bits for each of the registers 388-391 are shown in FIG. 40.

The programmed logic array 386 of the rotator 322a further has inputs 404a-404c connected to the outputs of bits 388a-388c, respectively, of the shift register 388. The output of bits 389a-c of the shift register 389 are connected to the input lines 406a-c with the output of bits 390a-c and 391a-c of the shift registers 390 and 391 connected to the input lines 408a-c and 410a-c, respectively. The input lines 356a-d from the register 354 are coupled to output lines 412a-d, respectively, by four pull-down transistors 414. The output lines 412a-d are connected by four transistor switches 416a-d to the voltage source VDD by a pull-up transistor 418 and also to a common output line 420 which carries the pixel



data bit PDB6 output of the rotator in complemented form.

The input lines 404a, 406a, 408a and 410a (from the LSB of the shift registers 388-391) are coupled to output lines 422a-d, respectively, by four pull-down transistors 424. The output lines 422a-d are connected by four transistor switches 426a-d, respectively, to a common output line 428 and to voltage source VDD by a pull-up transistor 430. The output line 428 carries the pixel data bit PDB4 output of the rotator in complemented form. The input lines 404b, 406b, 408b and 410b and input lines 404c, 406c, 408c and 410c are coupled to output lines 432a-d and output lines 434a-d, respectively, by pull-down transistors 436 and 438 respectively.

The output lines 432a-d are connected by four transistor switches 440a-d to a common output line 422 (for pixel data output bit PDB2) and to the voltage VDD by a pull-up transistor 444. The output lines 434a-d are connected by four transistor switches 446a-d to a common output line 448 (for pixel data output bit PDB0) and to voltage source VDD by a pull-up transistor 450.

The rotator 322a has a second programmed logic array 452 having four output lines 454-457 which controls the transistor switches 416, 426, 440 and 446. The output line 457 is connected to the gates of the transistor switches 416a, 426a, 440a and 446a with the output line 456 connected to the gates of the transistor switches 416b, 426b, 440b and 446b, etc.

The program logic array 452 has an input line 460 connected to the output  $\bar{Q}$  of the third bit of the counter 394. The input line 460 is coupled to each of the output lines 454-457 by four pull-down transistors 462. Thus, when the third bit of the counter 394 is a logical 0 (i.e., during the first four writes to the display RAM of the rotate sequence) the output  $\bar{Q}$  of the third bit is a logical 1 which pulls down the four output lines 454-457 of the PLA 452 which turns off the transistor switches 416a-d, 422a-d, etc. These switches are turned off since during the first four writes, the four shift registers 388-391 are being loaded with the proper pixel data bits of the first four writes. The PLA 452 has an input line 463 connected by an inverter 464 to the output of the NOR gate 344c of the latch 344. The input line 463 is coupled to the output lines 454-457 by four pull-down transistors 466, respectively. If bit 3 of the function generator register 274 is a logical 1, the logic state at the input line 463 will also be a logical 1 which pulls down the output lines 454-457 to a logical 0 turning off the transistor switches 416a-d, 426a-d, etc. of the programmed logic array 386. The rotate function may be bypassed in this manner.

The PLA 452 has inputs 468 and 470 connected to the Q outputs first and second bits, respectively, of the three-bit counter 394. The input line 468 is connected to a second input line 469 by an inverter 472. The input line 470 is connected to still another input line 471 by an inverter 474. The input lines 468-471 are coupled to the output lines 454-457 by a plurality of pull-down transistors 476 such that as the counter 394 counts from 4 (100 Binary or B) to 7 (111 B) the output lines 454-457 are successively activated. Thus, when bits 1 and 2 of counter 394 are both 0, the output line 454 is enabled and with bits 1 and 0 equal to 01, respectively, output line 455 is enabled, etc.

As noted before, during the first writes of the rotate sequence, the shift registers 388-391 are loaded with their respective bits of the first three bytes of the rotate

sequence of data with the last byte being stored in register 384. This corresponds to counts 0-3 of the counter 394. For counts 4-7 data is no longer shifted into the registers while the CPU re-transmits the four pixel data bytes of the sequence to be rotated. At count (100 B) in which byte 0 is transmitted, the output line 454 is enabled which turns on the transistor switches 416d, 426d, 440d and 446d.

Since output line 412d is coupled to input line 456d from register 384, pixel data bit PDB6 of the previous (and last) data byte of the sequence (i.e., byte 3), appears on the output line 420 (PDB6) of the rotator in complemented form. The pixel data bit PDB6 of byte 3 of the sequence is the lower bit of the pixel value represented by P15. The lower pixel data bit representing the pixel data value P11 stored in the 391a bit of the shift register 391 connected by the input line 410a is complemented by a pull-down transistor 424 and conducted by the transistor switch 426d to the PDB4 output line 428 of the rotator 322a. In a similar manner, the low pixel data bits representing pixel data values P7 and P3 stored in the shift register 391 appear on the rotator 322a pixel data outputs PDB2 and PDB0, respectively, since the transistor switches 440d and 446d, respectively, are turned on. Thus, although the CPU transmits byte 0 at count 100 B, the byte representing pixel data values P15, P11, P7 and P3 is actually written to the display RAM at the first location as shown in FIG. 7B.

On the next write to the display RAM, the count of the counter 394 changes to 101 B wherein the PLA 452 in turn causes the transistor switches 416b, 426b, 440b and 446b to turn on. The low pixel data bit representing pixel data value P14 carried by input line 356c from the register 354 appears in complemented form on the rotator 322a output PDB6 line 420. Also, the low pixel data bits representing pixel data values P10, P6 and P2 stored in the register 390 appear in complemented form on the rotator 322a PDB4, PDB2 and PDB0 output lines 428, 442 and 448, respectively, and are stored in the first memory location plus 40, as indicated in FIG. 7B. After the last two writes, the low pixel data bits (as well as the high pixel data bits from the rotator 322d) representing the pixel data values will appear in the display RAM as shown in FIG. 7B. The flopper 324a recomplements the pixel data bits from the rotator 322a so that the pixel data bits are stored in uncomplemented form in the display RAM.

Thus, the pixel data that will be written to the display RAM is transmitted by the CPU in the first four "writes" to the display RAM of the four bytes of the rotate sequence and is latched up in the registers 388-391 and 354. The rotate sequence is then re-transmitted (but any data could actually be sent) to the same four addresses of the display RAM with the pixel data latched up in the registers 354 and 388-391 actually being written to those four display RAM addresses represented in FIG. 7B. The rotator, shifter and flopper circuits for the high pixel data bits (PDB7, PDB5, PDB3 and PDB1) are indicated generally at 322b, 320b and 324b, respectively, in FIG. 13. The modifications to the high pixel data bits PDB7, PDB5, PDB3 and PDB1 are performed by the rotator 322b, the shifter 320b and the flopper 324b simultaneously with the modifications performed on the low pixel data bits. Each pixel data value, represented by a high and a low pixel data bit, can be shifted, flopped, or rotated as shown in FIGS. 6 and 7a and b.

The OR and exclusive-OR functions are performed by an OR/exclusive-OR circuit 480 shown in FIG. 11C to have a four bit input line 482a connected to the output of the low pixel data bit flopper 324a and a four bit input line 482b connected to the output of the high pixel data bit flopper 324b. The OR/exclusive-OR circuit 480 has two further inputs connected by a two-bit input line 484 to the latch 334 which latches the complement of bits 4 and 5 of the function generator register 274 when the address bit A14 is low. These bits determine whether or not the OR or exclusive-OR functions, respectively, are performed.

These functions can be thought of as operating on a byte of pixel data as 8 bits rather than as 4 pixels. When the OR function is used in writing data to the display RAM, the input to the OR/exclusive-OR circuit is ORed with the contents of the display RAM location being accessed by the addressed chip. Accordingly, the OR/exclusive-OR circuit 480 has 8 inputs connected by an 8-bit input line 486 to a tri-state buffer 488 which is connected to an 8-bit memory data bus 490 from the display RAM which carries the memory data bits MD0-MD7.

Pixel data that was stored in the display RAM which is to be used in an OR or exclusive-OR operation, is latched up in the OR/exclusive-OR circuit 480. The OR/exclusive-OR circuit 480 has an 8-bit output line 492 connected to the tri-state buffer 488 on which the resultant pixel data is carried to be stored at the display RAM location from which the pixel data was accessed.

The OR/exclusive-OR circuit 480 is shown in greater detail in FIG. 13 and comprises 8 units 480a-h. Each OR/exclusive-OR unit can perform an OR or exclusive-OR (as determined by bits 4 and 5 of the function generator register 274) on a pixel data bit from the flopper and from the display RAM and can store the resultant pixel data bit in the display RAM.

A typical unit 480a is shown in greater detail in FIG. 25. The unit 480a has an input connected to the output line 377a (which is one of the input lines 482a in FIG. 11C) which carries the pixel data bit PDB0 output of the flopper 324a and an input 486a which carries the pixel data bit PDB0 from the display RAM. The unit has an input 484a connected to the output of the NOR gate 344e of the latch 334 associated with bit 4 of the function generator register 274. Bit 4 determines whether or not the OR function is performed. The input line 484a is also connected to an inverter (not shown) having an output connected to an input 494. The unit has an input 484b connected to the output of the NOR gate 344f associated with bit 5 of the expand register which controls whether or not the exclusive-OR function is performed. The input line 384b is also connected to an input line 496 by an inverter 498.

The input line 377a (the PDB0 bit from the flopper) is connected by an inverter 500 which is connected to a line 502. The input line 486a (for the PDB0 bit from the display RAM) is connected to a latch indicated generally at 504 which latches up the pixel data bit from the display RAM until the pixel data bit from the flopper arrives for the OR or exclusive-OR function. The latch 504 has an output line 506 which is connected to a line 508 by an inverter 510.

The unit 480a further comprises a programmed logic array indicated generally at 512 which performs either the OR function or exclusive-OR function (or neither) as determined by bits 4 and 5 of the function generator register. The PLA 512 has output lines 514a-e selec-

tively coupled by a plurality of pull-down transistors 516 to the lines 500, 502, 508, 377a, 494a, 494, 484b, and 496. The lines 514a-e are connected to a NOR gate 516 having an output connected to an inverter 518 which has an output 492a (of lines 492 FIG. 11C).

To illustrate the operation of the unit 480a, it will be assumed that bits 4 and 5 of the function generator register have the values 0 and 1, respectively, which indicates an OR function is to be performed. When bit 4 is a logical 0, line 484a is a logical 1 which pulls-down the lines 514a, 514b and 514d to a logical 0. The PDB0 bit from the flopper carried on the line 377a is inverted by the inverter 500 and recomplemented by the pull-down transistor 516a so that line 514c carries the PDB0 bit from the flopper in the uncomplemented form. The PDB0 bit from the display RAM is complemented by the inverter 510 and recomplemented by the pull-down transistor 516b so that the line 514e carries the PDB0 bit from the display RAM in the uncomplemented form. Thus, if either the line 514c or line 514e is a logical 1, the output of the NOR gate 516 will be a logical 0 which is inverted by the inverter 518 to a logical 1 on line 492a. However, if both the lines 514c and e are logical 0, the output of the NOR gate 516 is a logical 1 and the output of the inverter 518 is a logical 0. Thus, the logical OR function is performed on the PDB0 bits from the display RAM and from the CPU transmitted through the flopper.

To perform an exclusive-OR function, bits 4 and 5 of the function generator register are set to 1 and 0, respectively. The input line 494 then is a logical 1 which pulls the lines 514c and 514e to a logical 0. Also, the line 484b is a logical 1 which pulls the line 514d in addition to a logical 0. The line 377a which carries the PDB0 bit from the CPU (transmitted through the flopper 324a) is coupled to the line 514b by a pull-down transistor 516c. The line 508 which carries the complemented PDB0 bit from the display RAM is coupled to the line 514b by a pull-down transistor 516d. Thus, if the PDB0 bit from the CPU is a logical 0 and the complemented PDB0 bit from the display RAM is a logical 0 (i.e., the PDB0 bit from the display RAM is a logical 1) the logic state of the line 514b will be a logical 1 resulting in the output of the NOR gate 516 being a logical 0 and the output line 492a of the OR/exclusive-OR unit 480a being a logical 1. Otherwise, the logic state of the 514b line is a logical 0 and the logic state of the output line 492a depends upon the logic state of the line 514a.

The line 502 which carries the complemented PDB0 bit from the CPU is coupled to the line 514a by a pull-down transistor 516e. The line 506 which carries the PDB0 bit from the display RAM is coupled to the line 514a by a pull-down transistor 516f. Thus, if the complemented PDB0 bit from the CPU is a logical 0 (i.e., the PDB0 bit from the CPU is a logical 1) and the PDB0 bit from the display RAM is a logical 0, the logic state of the line 514a will be a logical 1 causing the output of the NOR gate 516 to be a logical 0 and the output of the OR/exclusive-OR unit 480a at the output line 492a to be a logical 1.

If both the PDB0 bit from the display RAM and from the CPU are both 0 or alternatively are both 1, the logic state of both lines 514a and b will be a logical 0 causing the output of the NOR gate 516 to be a logical 1 and the output line 492a of the OR/exclusive-OR unit 480a to be a logical 0. Thus, the exclusive-OR function may be performed on the PDB0 bits from the display RAM and the CPU.

In a similar manner, a logical OR or exclusive-OR function can be performed on the PDB1-PDB7 bits from the CPU and the display RAM by the units 480b-h shown in FIG. 13. The output line 492 of each OR/exclusive-OR unit 480a-h is connected to the tri-state buffer indicated generally at 488 which is in turn connected to the memory data bus 490. The tri-state buffer 488 has 8 units 488a-h.

A typical tri-state buffer unit 488a is shown in greater detail in FIG. 26. The unit 488a has an input/output line 522 connected to the MD0 bit of the memory data bus 490. The tri-state buffer unit 488a also has an output line 524, and an input line 526 connected to the DATEN control signal. When the DATEN control signal is low, the logic state of the output line 522 is the same as the data bit carried on the input line 492a from the OR/exclusive-OR unit 480a. In this manner, the pixel data outputted from the OR/exclusive-OR unit may be transmitted to the display RAM at an address supplied through the address chip.

The CPU may read an intercept register 528 (FIG. 11C) having address 8H to determine if an intercept occurred during a write to the display RAM in which the OR or exclusive-OR function is utilized. An "intercept" is defined as the writing of a non-zero pixel data value at a location in the display RAM that previously contained a non-zero pixel data value. The intercept register 528 has an input connected to the 4-bit output line 482b of the flopper 324b and an input connected to the 4 bit output line 482a of the flopper 324a by which the pixel data bits from the CPU may be inputted. The intercept register 528 also has an 8-bit input line 530 connected to the OR/exclusive-OR circuit 480 by an 8-bit line 530. The output of the intercept register 528 is connected by an 8-bit output line 532 to the input of a 2-to-1 multiplexer 534.

The intercept register 528, shown in greater detail in FIG. 13, comprises 8 units 528a-h. A 1 in a particular intercept register unit means that an intercept has occurred. Since a pixel is represented by 2 bits of data, a byte of pixel data represents 4 pixels and thus has 4 pixel positions. Intercept register units 528a-d indicate whether an intercept has occurred in any of the 4 pixel positions in the last write to the display RAM in which the OR or exclusive-OR functions were utilized. The unit 528a indicates whether an intercept has occurred in the first pixel position with the unit 528b indicating whether an intercept has occurred in a second pixel position, etc.

The unit 528a, typical of the units 528a-d, is shown in greater detail in FIG. 27. The unit 528a comprises a NOR gate 536 having an input 538 (connected to one of the lines 482a, FIG. 11C) for the PDB0 pixel data bit and an input 540 (connected to one of the lines 482b, FIG. 11C) for the PDB1 pixel data bit from the CPU. PDB0 and PDB1 represent a pixel that is being ORed or exclusive-ORed with pixel data contained in the display RAM. The unit 528a further comprises a NOR gate 542 having an input 530a for the PDB0 bit from the display RAM latched up in the unit 480a of the OR/exclusive-OR circuit 480 and an input 530b for the PDB1 pixel data bit from the display RAM latched in the unit 480b of the OR/exclusive-OR circuit.

The output of the NOR gate 536 and the NOR gate 542 are connected to NOR gate 548 having an output line 550. Line 550 is connected by a transistor switch 552 to an inverter 554 having an output line 556.

If the pixel transmitted from the CPU via the flopper 524a and b and represented by pixel data bits PDB0 and PDB1 is a non-zero pixel, that is, the logic state of the lines 538 or 540 is a logical 1, then the output of the NOR gate 536 is a logical 0. Similarly, if the pixel from the display memory latched up in the OR/exclusive-OR unit is a non-zero pixel, the output of the NOR gate 542 is a logical 0. If the output of both NOR gates 536 and 542 is a logical 0 (i.e., an intercept has occurred in the OR or exclusive-OR operation) the output of the NOR gate 538 is a logical 1 at the line 550. The other intercept register units 528b-d operate in a similar manner to indicate whether an intercept has occurred in the other 3 pixel positions.

The intercept register units 528e-h give the intercept information for all OR and exclusive-OR writes since the last read or input from the intercept register 528 by the CPU. An input from the intercept register resets the outputs of these units. Thus, each of the 4 intercept register units 528e-h is set to 1 if an intercept occurs in the corresponding pixel position and will not be reset until the next intercept register input.

The unit 528e, typical of the units 528e-h, is shown in FIG. 28 to have an input 558 which is connected to the output 550 of the unit 528a. The input 558 is connected to the input of an AND gate 560 which has another input 562 for a clock signal. The output of the AND gate 560 is connected to the input "S" of an SR flip-flop indicated generally at 564 and having an output line 566 (which is one of the lines 532 of FIG. 11C). The SR flip-flop 564 has a reset input "R" line 568 connected to input 2.

If an intercept occurs in the first pixel position, the input line 558 will assume a logical 1 state since it is connected to the output of the intercept register unit 528a. When the clock signal on line 562 is a logical 1 the flip-flop 564 will be set. The flip-flop will remain set even though subsequent OR or exclusive-OR operations do not result in an intercept in the first pixel position. The unit 528e will remain set until the flip-flop is reset when the data is input from the intercept register 528. The intercept register select line 222 is connected to a delay indicated at 569 (FIG. 13) whose output is connected to the reset input '2' of each unit 528e-h.

Referring back to FIG. 11C, the output of the intercept register 528 is connected by the 8-bit output line 532 to the multiplexer 534. The 8-bit line 532 comprises the output lines 556 from the intercept register units 528a-d and the output lines 566 from the intercept register units 528e-h (FIG. 13). The multiplexer 534 has a select input connected to the select line 222 from the address decoder 214 (FIG. 11B) so that when the line 222 is enabled (corresponding to address 8H) the input lines from the intercept register 528 are selected. The multiplexer further has inputs connected to outputs of the OR/exclusive-OR circuit 480 by an 8 bit line 570. The OR/exclusive-OR circuit latches up data as it is read from the display RAM which may be data other than pixel data for OR or exclusive-OR operations such as instructions to be executed from the display RAM which are to be transmitted to the CPU.

The output of the multiplexer 534 is connected to the tri-state buffer 273. [As seen in FIG. 25, the line 570a of the input line 570 (FIG. 11C) is connected to the line 506 of each unit of the OR/exclusive-OR unit by the inverter 510].

The multiplexer 534 is shown to comprise 8 units 534a-h in FIG. 13. Each unit selects either a bit of data

from the intercept register 528 or a bit of data from the display RAM latched up in the OR/exclusive-OR circuit 480 depending upon the logic state of input select signals.

A typical multiplexer unit 534a is shown in FIG. 29 to comprise an AND gate 572 having an input 532a (one of the 8 bit input lines indicated as 532 in FIG. 11C) connected to the complemented output of the intercept register unit 528a at line 556 (FIG. 27) and a select input 576 connected to the intercept registers select line 222. An AND gate 578 has an input 570a (which is one of the input lines indicated as 570 in FIG. 11C) connecting the complemented latch output of exclusive-OR unit 480h and a select input 582. The outputs of the AND gate 572 and 578 are connected to a NOR gate 584 having an output line 588a which is the output line of the unit 534a (and is one of the 8 lines indicated at 588 in FIG. 11C connecting the multiplexer 534 to the tri-state buffer 273).

If the select signal line 582 is a logical 0, then the output of the AND gate 578 is a logical 0. And, if the intercept register select line 222 is a logical 1, then the input line 576 is also a logical 1 and the output of the AND gate 572 will be the same as the logic state of the input line 532a carrying the complemented data bit from the intercept register. The NOR gate 584 will then recomplement the data. Since the data from the intercept register is in complemented form, the data appearing on the output line 588 will be uncomplemented. Conversely, if the intercept register select line 221 is a logical 0 and the select input 582 is a logical 1, then the complemented data from the display RAM latched up in the OR/exclusive-OR circuit 480 will appear in uncomplemented form on the output line 588. The data on the output line 588 will be transmitted to the CPU via the microcycle data bus 66.

The select line 582 is shown in FIG. 13 to be connected to a line 583 which carries the select signal MENB1 which generated by the logic elements indicated generally at 585. The inputs to the elements 585 include the CPU control signal  $\overline{M1}$ .

The Z-80 CPU requires instruction data to arrive in an  $\overline{M1}$  cycle (instruction fetch) at a different time than data during non- $\overline{M1}$  cycles. The data latched up in the OR/exclusive-OR circuit may be instructions that were stored in a scratchpad portion of the display RAM. The elements 585 which generate MENB1 which loads the instruction onto the microcycle data bus 66 (via the output lines 588 and tri-state buffer 273), insert a delay so that the instructions arrive at the CPU at the proper time.

It should be noted that non- $\overline{M1}$  cycle data from the RAM may be transferred directly from the memory data bus 490 to the microcycle data bus 66 via tri-state buffer 273 on the clock signal  $\overline{ZIP}$ .  $\overline{ZIP}$  is a function (as is MENB1) of the CPU control signals  $\overline{MREQ}$ ,  $\overline{RD}$  and some address bits (so that it can be determined that RAM is being accessed) and is generated by the logic elements indicated generally at 589 and 591 which include a latch 593 (FIG. 13 with each bit of the latch logically similar to that shown in FIG. 15) for the address bits.

Briefly summarizing the operation of the function generator of the data chip, the CPU can update the pixel data stored in the display RAM by transferring pixel data from the ROMs to the display RAM at addresses sent to the display RAM via the address chip. However, numerous modifications to this pixel data can be per-

formed by the function generator before the pixel data is stored in the display RAM. Thus, depending upon the data sent to the function generator register 274, the pixel data may be expanded, shifted or rotated, flopped, and exclusive-ORed or ORed with the data already stored in the memory location being addressed.

Referring back briefly to FIG. 2, the display RAM 42 has stored therewithin, pixel data representative of the pixels of a picture displayed on the screen of the TV 28. Each pixel is represented by two bits of data which select a color register which defines the color and intensity of the associated pixel. An additional function of the video processor 52 is to sequentially read the pixel data stored in the display RAM 42, decode the pixel data into color and intensity data signals, convert these signals to analog signals, and supply the signals to the RF modulator 58 which converts the signals to a form suitable for the TV set 28. The address chip 56 sequentially reads the pixel data from the display RAM 42 synchronously with the raster scan of the TV 28 which will be more fully described later.

Each byte of pixel data read is conducted on the memory data bus 490 (FIG. 11C) to the tri-state buffer 488. The 8-bit output line 486 of the buffer 488 is connected to an 8-bit line 590 which divides into two 4-bit lines 592a and 592b. The line 592a is connected to a 4-bit shift register 594 with the line 592b connected to a 4-bit shift register 595. The shift register 594 stores the low pixel data bits PDB0, PDB2, PDB4 and PDB6 and shift register 595 stores the high pixel data bits PDB1, PDB3, PDB5 and PDB7, of the 4 pixels represented by a byte of pixel data read from the display RAM. The output of the shift registers 594 and 595 are connected by lines 596a and 596b, respectively, to the inputs of a multiplexer 598.

The multiplexer 598 has inputs "SERIAL 1" and "SERIAL 0" and two inputs from a background color register 600. The multiplexer 598 has 2 select inputs 602 and 604 to output 2 pixel data bits from either the shift registers 594 and 595 or the SERIAL 0 and SERIAL 1 inputs, or the background color register 600. The multiplexer 598 will operate to select pixel data bits from the background color register 600 when the pixels to be displayed on the display screen are located in the background area indicated at 608 (FIG. 5) of the display screen. The multiplexer 598 will select the pixel data bits from the shift register 594 and 595 (low resolution mode) when the pixels being displayed are located in the area indicated at 610 of the display screen (FIG. 5). Pixel data bits SERIAL 1 and SERIAL 0 will be selected for the area 610 when the video processor is operated in the high resolution mode.

The inter-connection of the shift registers 594 and 595 within the data chip is shown in FIG. 13. Each bit of the shift registers 594a-d and 595a-d has an input P connected to the tri-state buffer 488 by a buffer indicated at 611. (The buffers 611 are logically similar to that shown in FIG. 18). Also each bit has clock inputs C and C, a load input L, and an input D from the previous register bit (except bits 594a and 595a which have their D input grounded) and an output Q to the succeeding register bit. The shift register 594 latches up the low pixel data bits of the 4 pixels represented by a byte of pixel data read from the display RAM and the shift register 594b latches up the high pixel data bits. Thus, register bits 594a-d latch up pixel data bits PDB0, PDB2, PDB4 and PDB6.

The output of the register bit 594d is connected by the line 596a to the multiplexer 598. The data stored in the shift register 594 is shifted one bit position upon the activation of the clock signals such that pixel data bit PDB0 is shifted to the register bit 594b, pixel data bit PDB2 is shifted to the register bit 594c, pixel data bit PDB4 is shifted to the register bit 594d and PDB6 is shifted to the multiplexer 598. The high pixel data bits are loaded and shifted in the shift register 595 at the same time as the low pixel data bits in a similar manner. (A typical shift register bit is shown in greater detail in FIG. 30).

The clock signals for the clock inputs C and  $\bar{C}$  of the shift registers are PXCLK and  $\bar{PXCLK}$  which are the outputs of the buffer shown at 621 in FIG. 13. The input signal of the buffer 621 is a clock signal PX which is generated by the clock generator in FIG. 11D. PX occurs synchronously with the display of the pixels on the display screen. The generation of the clock signal PX will be described more fully later.

The load signal for loading pixel data into the shift registers 594 and 595 occurs once every four PX pulses since a byte of data from the display RAM represents four pixels. The generation of the load signal will also be more fully described later.

The multiplexer 598 is shown in FIG. 13 to have the input lines 596a and b from the shift registers 594 and 595, the input lines 608 and 610 for the SERIAL 0 and SERIAL 1 pixel data bits and the input lines 612 and 614 from the background color register 600 selectively coupled by pull-down transistors 616 to transistor switches 618. The output of the transistor switches 618 are selectively coupled to the output lines 620 and 622 by the two buffers 385. (A typical buffer 385 is shown in FIG. 22.) The output lines 620 and 622 carry the pixel data bits "Z" and "Y", respectively, which (together with the left/right bit) select a color register. The gates of the transistor switches 618 are selectively coupled to the outputs of a plurality of logic gates 623. The inputs of the logic elements 623 are selectively coupled to the input line 604 so that when the logic state of the line 604 is a logical 0, the pixel data bits from the background color register are conducted to the output lines 620 and 622. The logic elements 623 are also selectively coupled to the input line 602 from the low/high resolution mode flip-flop 606 (FIG. 13) such that when the logic state of the line 602 is a logical 0 (and the logic state of the input line 604 is a logical 1) the pixel data bits on the input lines 596a and b from the shift registers are conducted to the output lines 620 and 622. Otherwise, the pixel data bits SERIAL 0 and SERIAL 1 are conducted to the output lines 620 and 622 when the logic state of the input line 602 is a logical 1.

Referring back to FIG. 11C, the background color register 600 is a 2 bit register having inputs connected to the data bus 66a by a 2-bit line 624. The 2 bits stored therewithin (together with the left/right bit) identify one of the 8 color registers which determines the color and intensity of the background area indicated as area 608 in FIG. 5. The background color register 600 has the address 9H which activates the register select line 220 by which these 2 bits may be changed. (The circuitry of the storage unit for each bit of the background color registers is logically similar to that shown for the latch in FIG. 15).

In order to determine when the multiplexer 604 should select the pixel data bits from the background color registers 600, the data chip further comprises a

vertical position counter 626 and a horizontal position counter 628 shown in FIG. 11B. The vertical position counter 626 counts the number of lines of pixels as they are displayed in a raster scan. A "HORIZONTAL DRIVE" signal occurs with each line of pixels displayed. A "VERTICAL DRIVE" signal occurs once every field. Both the HORIZONTAL DRIVE and VERTICAL DRIVE signals are generated in another portion of the data chip circuitry to be discussed later. The vertical position counter 626 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals and counts each HORIZONTAL DRIVE signal (corresponding to a line of pixels displayed) and resets with each VERTICAL DRIVE signal. There is further provided a vertical "blank" register 630 having an 8-bit input line 632 connected to the data bus 66a. The vertical blank register 630 has address AH and contains the line number at which the background color (indicated by the background color register 600) will be displayed to the bottom of the screen. Through inputting this vertical line number to the vertical blank register 630, the bottom border line 634 (FIG. 5) may be set.

The vertical position counter 626 continues counting even after the raster scan has reset to the top of the screen. Hence the pixels at the top of the screen will continue to be defined by the background register. When the counter 626 reaches 162, it will reset which causes the next line of pixels to be defined by the display RAM and defines the top border of the background area.

The vertical blank register 630 further allows display RAM that would normally be utilized to store pixel data for the area 610 to be used for scratch pad memory. Thus, if the vertical blank register is set to 0, the entire display RAM can be used for scratch pad. In the low resolution embodiment, the register should be set to 101 or less in bits 1-7; in the high resolution system it should be set to 203 or less in bits 0-7.

The line number contained within the vertical blank register 630 is compared to the current line number indicated by the vertical position counter 626 by a "less-than-compare" 634 having inputs connected by lines 636 to the output and complemented output of each bit of the vertical blank register 630 and also has inputs connected to the output and complement of the output of each bit of the vertical position counter 626 by the lines 638. The output of the less-than-compare 634 goes to a logical 0 when the vertical position counter 626 reaches the number contained within the vertical blank register 630. The output of the less-than-compare is connected by a line 640 to a decoder 642. The decoder 642 further has inputs selectively coupled by a line 644 to the output and complemented output of the bits of the horizontal position counter 628.

The horizontal position counter 628 counts the pixel positions of a line as the pixels are being displayed. The horizontal position counter 628 has an input for the clock signal  $\Phi$  which changes synchronously with the scanning of the pixel positions of the raster scan. The horizontal position counter 628 has an additional input for the HORIZONTAL DRIVE signal and resets utilizing the HORIZONTAL DRIVE signal. The decoder 642 has set and reset lines 646 connected to the inputs of a flip-flop 648. The flip-flop 648 has an output line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The decoder 642 decodes the output from the horizontal position counter 628 such that the flip-flop 648 is

set when the horizontal position counter reaches a first number which defines the left margin of the background area. The output of the flip-flop 648 when set, causes the multiplexer 598 to switch from background color register 600 to either the shift register 594 and 595 or the SERIAL 0 to SERIAL 1 inputs. When the horizontal position counter 628 reaches a preset second number (corresponding to a second position in each line of pixels on the display screen and defining the right margin) the decoder 642 resets the flip-flop 648 causing the multiplexer 598 to switch back to the background color register 600 such that the pixels being displayed on the screen are then defined by the background color register 600.

In this manner, the pixel data defining the pixels of each horizontal line may be drawn from first the background color register then from the shift registers which shift data from the display RAM and then back to the background color register as shown in FIG. 5. When the vertical position counter 626 reaches the line number stored in the vertical blank register 636, the less-than-compare 634 inhibits the decoder 642 from setting the flip-flop 648 for the remaining lines of the frame. Since the flip-flop 648 is not reset, the multiplexer 598 (FIG. 11C) will not switch from the background color register so that the remaining pixels to be displayed will be defined by the pixel data bits stored within the background color register 600. Since the vertical position counter does not reset until after the top background area has been scanned, these pixels will also be defined by the background register.

FIG. 13 details the interconnection of the vertical position counter 626 within the data chip and shows the counter 626 to comprise a 9 bit counter. (The logic circuitry of the least significant bit 626a is shown in FIG. 24). Logic circuitry typical of the bits 626b-h is similar to that shown in FIG. 24 with the addition of the elements shown in phantom. Logic circuitry typical of the 626i is similar to that for bits 626b-h excluding the NOR gate 650.

The vertical blank register 630 is shown in FIG. 13 to comprise an 8-bit register (with the logic circuitry of each bit similar to that shown in FIG. 15.) The logic circuitry of the less-than-compare 634 is indicated generally at 634 and comprises a plurality of NOR gates 652 and a PLA comprising pull-down transistors 654 and pull-up transistors 656 selectively coupled to the vertical blank register 630, vertical position counter 626, and output line 640 connected to the decoder indicated generally as 642.

The horizontal position counter indicated generally at 628 comprises an 8-bit latch 658a-h and a plurality of pull-down transistors 660 and a plurality of pull-up transistors 662. (The logic circuitry of the least significant bit 658a of the binary counter 628 is shown in greater detail in FIG. 31 with the logic circuitry of bit 658b, typical of bits 658b-h, shown in greater detail in FIG. 32.) The horizontal position counter 628 is connected by 10 output lines indicated generally at 644 to the decoder 642 which comprises a plurality of pull-down transistors 664 and pull-up transistors 666. The decoder 642 has additional inputs "PX" and  $\Phi 2$  clock signals. The set and reset output lines 646 are connected to the inputs of the flip-flop indicated generally at 648. Flip-flop 648 has an output line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The Q output of the least significant bit 658a of the horizontal position counter 628 is connected to the

output of a NOR gate 667 whose output is the load signal for the shift registers 594 and 595. The other input of the NOR gate 667 is connected to the clock signal  $\Phi 2$ . Since the counter 28 is clocked by the clock signals  $\Phi 1$  and  $\Phi 2$  which have half the frequency of PX, the output of bit 658a has one fourth the frequency of PX. Therefore, a load signal will occur for every four PX pulses, or for every four pixels displayed.

The output of 6 bits of the horizontal position counter 628 is shown in FIG. 11B to be connected by line 668 to the inputs of a "compare" circuit 670. The other inputs of the compare 670 are connected to the output of a 6 bit horizontal color boundary register 672 by the line 674. The horizontal color boundary register 672 has inputs connected to the data bus 66a by the line 676. The output of the compare 670 is connected to a flip-flop 678 by a line 680 with the flip-flop 678 having an output 682 which carries the "left/right" bit.

The horizontal color boundary register 672 defines the horizontal position of the imaginary vertical line 64 on the screen 32 of FIG. 5. As noted before, for pixel positions associated with a byte of pixel data to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to one. The left/right bit is set to zero for pixels to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit equal to 0 and registers 4-7 are selected for the pixels to the left of the boundary.

The address sent to the horizontal color boundary register 672 is compared with the current address of the byte of pixel data being displayed as indicated by the horizontal position counter 628. If the state of the counter 628 is less than the address contained within the register 672, the pixel locations to be displayed are to the left of the horizontal boundary line and the flip-flop 678 is set such that the left/right bit is a logical 1, otherwise the pixel locations are to the right and the left/right bit is reset to 0.

The inter-connection of the horizontal color boundary register 672 is shown in FIG. 13 wherein the register comprises a 6-bit register having the address 9H (the same as the background color register). (A bit of the horizontal color boundary register is logically similar to that shown for the latch in FIG. 15.)

The "compare" circuit connected to the horizontal color boundary register 672 and horizontal position counters 628 is indicated generally at 670 and comprises 6 exclusive-OR units 684a-f (with the logic circuitry of a typical exclusive-OR unit 684a shown in greater detail in FIG. 33.) The output of each exclusive-OR unit is coupled to an output line 686 by a plurality of pull-down transistors indicated generally at 688. The line 686 is coupled to the voltage source VDD by a pull-up transistor 690 and to the left/right output line 682 by an inverter 692.

As previously discussed, two pixel bits are used to represent each pixel on the screen. These bits, referred to as Y and Z, may be read from the display RAM or from the background color register. These two bits, along with the left/right bit which is set by crossing the horizontal color boundary, map each pixel to one of the 8 different color registers. The value in the color register then defines the color and intensity of the pixel on the screen associated with the pixel data bits. The intensity of the pixels is defined by the 3 least significant bits of each color register, 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits.



The color registers have addresses 0-7H; register 0 having address 0H, register 1 having address 1H, etc.

Referring back to FIG. 11B, a serial data decoder 694 decodes the bits Y and Z, and the left/right bit to determine to which of the color registers 224 the bits point. The serial data decoder 694 comprises a gate indicated generally at 696 in FIG. 13 and has the Z input line 620, the Y input line 622 and the left/right input 682 with the clock signal inputs  $7\bar{M}$  and 7M. The serial data decoder 694 further comprises a PLA 698 having pull-down transistors 700 and pull-up transistors 702. The PLA 698 and 8 output lines indicated generally at 704 with one each connected to one of the color registers 224. A particular logic state of the pixel data bits Y, Z, and left/right activates a particular output line 704 which enables the corresponding color register to output its contents. In this manner, these pixel data bits point to a unique color register.

When a color register is selected or identified, the contents of the color register is outputted to a latch 706 shown in FIG. 11B which has five output lines 708 connected to a color decoder 710 for the five color bits and 3 outputs connected to serially connected latches 712 and 714 by the line 716, for the 3 intensity bits. The output of the latch 714 is connected to an intensity decoder 718.

The intensity decoder 718 has further inputs for the "SYNC" and "BLANK" NTSC standard signals. These signals, together with the 3 intensity bits from the selected color register, determine the analog values of the signal "VIDEO" at output line 720 together with a reference voltage of 2.5 volts at line 722.

The color decoder 710 further has inputs for the NTSC standard signals "BURST" and "BLANK" which, together with the 5 color bits from the selected color register, determine the analog values of the "R-Y" signal on line 724 and the "B-Y" signal on line 726.

The 8 color registers, shown in greater detail and indicated at 224a-h, each comprise an 8 bit register having register select lines 216a-h, respectively, and output enable lines 704a-h, respectively. Each color register is connected to the 8-bit data bus 66a so that any particular register may be addressed when its corresponding register select line is enabled in order to load the register with the color and intensity data. (A register bit 240b0, typical of the other register bits of the color registers 224 is shown in greater detail in FIG. 34.)

The Q output of each bit of the color registers is connected to the 8 bit latch indicated generally at 706. The latch 706 has five outputs connected by a buffer 728 to the color decoder indicated generally at 710. (The unit 728a typical of the five units of the buffer 728 is shown in greater detail in FIG. 35.)

The color decoder 710 converts the 5 digital bits from a color register into the analog color video signals R-Y and B-Y. The color decoder 710 comprises a PLA 730 (for the R-Y signal) and a PLA 740 (for the B-Y video signal) the outputs of which are coupled to the gates of a plurality of transistor switches 742 and 744, respectively. The inputs of the switches 742 and 744 are selectively coupled to a plurality of series-connected resistors 746. The output of the switches 742 are connected to the output line 724 for the R-Y color video signal and the switches 744 are connected to the output line 726 for the B-Y color video signal.

The 3 outputs of the latch 706 for the 3 intensity bits from the color registers 224 are connected to the latch

indicated at 712 whose outputs are connected to the latch 714. The output of the latch 714 is connected to the intensity decoder indicated generally at 718. The additional latches 712 and 714 provide a timing delay.

The intensity decoder 718 decodes the 3 intensity bits from a color register and converts them into the analog intensity signal "VIDEO". The intensity decoder 718 comprises a PLA indicated generally at 748 whose output is coupled to the gates of the plurality of transistor switches 750. The input of the transistor switches 750 are selectively coupled to the series-connected resistors 752 with the output of these switches 750 connected to the VIDEO signal line 720. The intensity decoder 718 further supplies a 2.5 reference voltage on the line 722 from the series-connected resistors 752.

A clock generator 754 shown in FIG. 11D uses the 7M and  $7\bar{M}$  clock signals (7.159090 MHz square waves) to generate  $\Phi G$  and  $\bar{P}X$ . These are the clock signals for the system. The frequency of  $\bar{P}X$  is half that of 7M and the frequency of  $\Phi G$  is half that of  $\bar{P}X$ .

The clock generator 754, shown in greater detail in FIG. 13, comprises a divide-by-2 counter indicated generally at 756 having inputs 7M and  $7\bar{M}$ . The divide-by-2 counter 756 has an output line 758 which carries the clock signal PX. The clock generator 754 further comprises a second divide-by-2 counter indicated generally at 760 which has inputs 7M and  $7\bar{M}$  and the input PX from the divide-by-2 counter 756. The output of the divide-by-2 counter 760, line 762, is connected to a buffer indicated generally at 764 which has the output line 766 which carries the clock signal  $\Phi G$ . The output line 762 is also connected to an inverter and buffer indicated generally at 768 which has the output line 770 for the clock signal  $\Phi 1$  which is the same as  $\Phi G$  and the output 772 for the clock signal  $\Phi 2$  which is the inverse of clock signal  $\Phi G$ .

The clock generator 754 has an input 774 connected to the output of a third signal generator indicated generally at 776 which has inputs 7M,  $7\bar{M}$  and the HORIZONTAL DRIVE signal on the input line 778. The generator 776 generates a clear signal as a function of the HORIZONTAL DRIVE, 7M and  $7\bar{M}$  clock signals which clears the clock generator 764.

The relationship between 7M, HORIZONTAL DRIVE,  $\Phi G$  and  $\bar{P}X$  is illustrated in FIG. 41. The frequency of  $\bar{P}X$  is half that of 7M and the  $\Phi G$  clock signal is  $\frac{1}{4}$  of 7M. There are 455 cycles of 7M per horizontal line of pixels displayed and 113 and  $\frac{1}{4}$  of  $\Phi G$  cycles per horizontal line. Because of the extra  $\frac{1}{4}$  cycle,  $\Phi G$  must be resynchronized at the beginning of each line. This is done by the clear signal generator 776 which "stalls"  $\Phi G$  for 3 cycles of 7M and is initiated by clock signal HORIZONTAL DRIVE.  $\bar{P}X$  is also stalled for the same amount of time.

FIG. 11E shows a television sync generator 780 which also uses the clock signal 7M and  $7\bar{M}$  to generate NTSC, SYNC, BURST and BLANK signals to be sent to the intensity decoder 718 and color decoder 710 (FIG. 11B). Also generated are the HORIZONTAL and VERTICAL DRIVE signals. The TV sync generator comprises a  $\Phi A$  and  $\Phi B$  generator 782 having the 7M and  $7\bar{M}$  clock inputs. The generator 782 has output lines 784 and 786 for the  $\Phi A$  and  $\Phi B$  clock signals, respectively, connected to a horizontal counter 788. The counter 788 has output lines 790 connected to input of a vertical counter 792 and outputs 794 connected to the inputs of a decoder 796. The horizontal counter 788 counts the  $\Phi A$  and  $\Phi B$  clock pulses and the decoder 794

decodes the output of the counter 788 to provide a HORIZONTAL BLANK signal on a line 800, a BURST signal on a line 802 and a HORIZONTAL DRIVE signal on a line 804. A decoder 806 is connected to the output of the vertical counter 792 and provides a VERTICAL BLANK signal on a line 808, two signals related to a VERTICAL SYNC signal on lines 810 and 811 connected to inputs of the decoder 796 and a VERTICAL DRIVE signal on a line 812.

An OR gate 818 has inputs connected to the HORIZONTAL BLANK signal line 800 and to the VERTICAL BLANK signal line 808 and has an output line 820 for the BLANK signal. The decoder 786 decodes the input lines 810 and 811 as well as the count of the counter 788 to produce the SYNC signal on line 798.

The SYNC, BLANK and BURST signals are NTSC standard timing signals and are utilized to generate the R-Y, B-Y and VIDEO signals. The HORIZONTAL DRIVE and VERTICAL DRIVE signals are used to synchronize the data chip with the address chip as well as to provide clock signals for the vertical position counter 626 and horizontal position counter 628 (FIG. 11B). The HORIZONTAL DRIVE signal occurs once every horizontal raster scan line (63.5 microseconds), and VERTICAL DRIVE occurs once every field (16.6 milliseconds).

The  $\Phi A$  and  $\Phi B$  generator 782 is shown in FIG. 13 to comprise a counter 822 which is connected to an output buffer (indicated generally at 824) having output line 826 for the  $\Phi A$  clock signal and output line 828 for the  $\Phi B$  output signal, which are 2.045 MHz. (The counter 822 is shown in FIG. 36 to comprise a "divide by  $3\frac{1}{2}$ " counter having the input clock signal 7M and  $7\bar{M}$ .)

The counter 788 has 8 bits, 788a-h, a programmed logic array, or PLA indicated generally at 830. (The logic circuitry of the counter bits 788a-g are logically similar to those shown in FIGS. 31 and 32 for the horizontal position counter 628 with the logic circuitry of the bit 788h shown in greater detail in FIG. 37.) The horizontal counter 788 is a divide-by-130 counter and has a frequency of 63.5 microseconds. The Q and  $\bar{Q}$  outputs of the bits 628a-h of the counter 788 are connected to the decoder indicated generally at 786 which comprises a programmed logic array 832. The output of the PLA 832 is selectively coupled to 3 flip-flops 834-836 either directly or by logic elements 838. (The flip-flop 834 is typical of the flip-flop 834-836 and is shown in greater detail in FIG. 38.)

The flip-flop 836 has an output line 800 which carries the HORIZONTAL BLANK signal and is connected to the OR gate 818 which comprises a NOR gate 840 and an inverter 842. An output line 802 of the flip-flop 835 (via a buffer 385) carries the BURST signal with the output line 798 of the flip-flop 834 (via a buffer 385 carrying the SYNC signal.) An output line 804 of the delay elements 839 from the decoder PLA 786 carries the HORIZONTAL DRIVE signal.

The Q output of the bit 788b of the counter 788 is connected to the input 2 of a flip-flop 850 (shown in greater detail in FIG. 39.) The outputs C and  $\bar{C}$  of the flip-flop 850 have a frequency of half that of the horizontal counter 788 and are connected to the clock inputs of the counter 792 having bits 792a-j. The counter 792 is a divide-by-512 counter and has a period of 1/30 of a second. (The counter bits 792b-j are logically similar to those shown in FIG. 24 with the bit 792a also logically similar but excluding those elements shown in phantom.) The Q and  $\bar{Q}$  outputs of the bits of the

counter 792 are selectively coupled to a programmed logic array indicated generally at 852 of the decoder 806. An output line 853 of the PLA 852 is connected to a flip-flop 856 (shown in greater detail in FIG. 38) having an output line 857. The output line 857 carries the VERTICAL BLANK signal and is connected to an input of the NOR gate 840. An output line 854 is connected to a shift register bit 858 (shown in greater detail in FIG. 23). The output of the shift register 858 is connected to a plurality of logic elements 859 having additional clock signal inputs  $\Phi 1$  and  $\Phi 2$  and an output line 860 which carries the VERTICAL DRIVE signal. The line 860 is connected by a buffer 862 to the VERTICAL DRIVE pad 864.

FIG. 42 illustrates the relationship between SYNC, VERTICAL BLANK and VERTICAL DRIVE signals. Each division represents 1 horizontal scan of the raster scan.

FIG. 43 illustrates the relationship between the signals HORIZONTAL DRIVE, HORIZONTAL BLANK, SYNC and color BURST with each horizontal division equal to  $3\frac{1}{2}$  cycles of the clock 7M. The pattern repeats every 455 cycles of 7M. The shaded area voltages are determined by the pixel data bits from the display RAM. The color BURST signal time occurs when B-Y is at 1.7 v and the SYNC signal time occurs when VIDEO is at 0 v. The relationship between the HORIZONTAL DRIVE and VERTICAL DRIVE signals is illustrated in FIG. 41.

In memory write cycles, in which data is written to the display RAM, a control signal WRCTL (generated by the address chip) is activated and a memory control circuit 882 (FIG. 11F) of the data chip generates the DATEN control signal. The function generator (FIG. 11C) takes the data from the CPU from the microcycle data bus 66 and transfers it to the memory data bus in conjunction with the DATEN control signal. Of course, if the data is to be modified, the function generator will modify the data as required as it places the data on the memory data bus. The memory control circuit 882 has an additional input for another address chip generated control signal LTCHDO and an output line 884 at which the memory control circuit 882 outputs a second control signal which is a function of the LTCHDO control signal. The relationship between the data chip control signal DATEN and the address chip control signal WRCTL is shown for two memory write operations in FIGS. 12A and D.

The memory control circuit is shown in greater detail in FIG. 13 and is indicated generally at 882. The memory control circuit has an input line 886 for the WRCTL control signal which is connected by a plurality of logic elements 888 to a flip-flop 890 having an output line 892 which carries the DATEN control signal. The logic elements 888 include the transistor switch 889 which has a clock signal line 891 connected to the gate of the switch 889. The clock signal on the line 891 is a function of the clock signals  $\Phi 1$ , PX and  $\bar{P}\bar{X}$ . The output line 892 (which carries the DATEN control signal) is connected to a DATEN pad 896 by a buffer 385 and a buffer 894. The buffer 385 also has an output line 898 which also carries the DATEN control signal.

The memory control signal 882 further has an input line 900 for the LTCHDO control signal from the address chip. Line 900 is connected by a resistor and an inverter 902 to a NOR gate 904 having an additional input connected to the control signal line 891 and an input connected to the control signal  $\Phi 2$ . The output of



the NOR gate 904 is connected by a buffer 385 to an output line 884. The LTCHDO control signal from the address chip indicates to the data chip when valid data from the display RAM is present on the memory data bus. The OR/exclusive-OR circuit 480 (FIG. 13) utilizes the control signal on the output 884 which is a function of the control signal LTCHDO to latch-up data from the memory data bus which is utilized in the OR and exclusive-OR operations.

Referring now to FIG. 13, the data chip generates two further control signals, INPUT on a line 908 and OUTPUT on a line 910. These control signals are generated by the logic elements indicated generally at 912 which have an input line 914 for the  $\overline{\text{IORQ}}$  CPU control signal, an input line 916 which carries the CPU control signal M1, and an input line 918 which carries the CPU control signal RD. The signals INPUT and OUTPUT indicate when an input or output operation is requested by the CPU and have a duration which is longer than that of the CPU control signals to compensate for delay due to the microcyler.

#### ADDRESS CHIP

The address chip 56 of the video processor 52 is shown in FIG. 10 to have inputs MXD0-MXD7 from the microcycle data bus 66 with memory address outputs MA0-MA7 connected to a latch 950 whose output is connected to the display RAM address bus 952. The address chip relays addresses transmitted by the CPU whereby the CPU may selectively read the contents of the display RAM, sequentially generates addresses for reading the display RAM synchronously with the display of pixels on the screen represented in the display RAM and handling and generating interrupts.

The address chip further has clock inputs  $\phi$  and  $\overline{\phi}$  from the buffer 100, CPU control signal inputs  $\overline{\text{M1}}$ , RD,  $\overline{\text{IORQ}}$ , MREQ and RFSH and CPU control signal outputs INT and WAIT from and to, respectively, the CPU. Outputs carrying the address chip generated signals LTCHDO and WRCTL are connected to the corresponding inputs of the data chip 54 with inputs connected to the data chip outputs VERT. DR. and HOR. DR. The address chip address bit has inputs A12-A14 connected to the CPU address bus 73, input LIGHT PEN from the light pen 62 (FIG. 2). Finally, inputs TEST, VDD, VGG and VSS are connected to +5 v, +5 v, +10 v, and ground with the row address strobe signal RASO connected to an input of the logic elements indicated generally at 954 which generate the write enable (WE), column address strobe (CAS), chip select ( $\overline{\text{CS}}$ ) and row address strobe (RAS) signals.

The address chip 56 of the video processor 52 is shown in a block diagram in FIG. 44. The address chip 56 has a microcycle decoder 1000 which selects 12 bits of address from the data from 8-bit data bus 66b connected to the microcycle data bus 66 by a buffer 1001. The microcycle decoder 1000 is similar to the microcycle decoder 212 of the data chip and need not be discussed in detail.

A detailed circuit implementing the block diagram of the address chip is shown in FIGS. 45A-J with a composite diagram of FIGS. 45A-J shown in FIG. 46. The interconnection of the microcycle decoder 1000 within the address chip is shown in FIG. 45 (with an address bit unit A0 typical of the units A0-A7, shown in greater detail in FIG. 47 and address bit unit A8, typical of address units A8-A12 shown in greater detail in FIG. 48). The address bit units A0-A7 of the microcycle

decoder 1000 have an input line 1002 which carries the control signal LDL1 by which the low address bits A0-A7 are loaded. Similarly, the address bit units A8-A13 of the microcycle decoder 1000 have an input line 1004 which carries the control signal LDH1 by which the high address bits A8-A13 are loaded. The address bits are carried on the address chip data bus 66b which is connected to the microcycle data bus 66 by the tri-state buffer 1001 comprising units 1001a-h (with buffer unit 1001a, typical of the buffer units, shown in greater detail in FIG. 49). The control signals LDL1 and LDH1 are generated by the logic element indicated generally at 1006 in a manner similar to that for the LDL1 and LDH1 control signals generated by the microcycle generator 106 of the data chip shown in FIG. 11A.

Referring back to FIG. 44, the outputs of the address bit units A0-A7 of the microcycle decoder 1000 are connected to an address decoder 1008 also logically similar to the address decoder 214, (FIG. 11B) of the data chip. Thus the address decoder 1008 decodes the addresses transmitted by the CPU to activate an associated select line 1010-1018. As indicated in Table II, the address decoder 1008 will decode the address FH (when the INPUT control signal is present) which is operably connected to the horizontal feedback input register. As another example, address decoder 1008 will activate the line 1013 which is operably connected to the interrupt enable and mode registers when the address EH and the control signal OUTPUT are present.

The address decoder 1008 is shown in FIG. 45 to comprise a programmed logic array having input lines connected to the complemented and uncomplemented outputs of the address bit units A0-A7 of the microcycle decoder 1000, and input line 1020 for the OUTPUT control signal and an input line 1022 for the control signal INPUT. The select lines 1010-1017 of the address decoder 1008 for the horizontal feedback register, a vertical feedback register, an interrupt line register, the interrupt enable and mode register, an interrupt feedback register, a function generator register, a vertical blank register, a low/high resolution mode register, and an output line 1018 to the memory cycle generator, respectively, are also indicated.

The address bits A0-A7 from the microcycle decoder 1000, together with the address bits A8-A13 are conducted to a multiplexer 1024 which has 12 outputs as shown in FIG. 44. A scan address generator 1026 generates a 12-bit address which is used to read pixel data from the display RAM. The scan address is generated synchronously with the raster scan of the display and incrementally increases from OH to FFFH once every field (1/60 seconds).

The multiplexer 1024 sends either the scan address or the address from the CPU (via microcycle decoder 1000) to its 12 outputs. The outputs of the multiplexer 1024 are connected to a second multiplexer 1026 which multiplexes its 12 inputs to 6 address bits, MA0-MA5, in two "time slices" required for the 4K x 1 16 pin RAMs which comprise the display RAM.

When the multiplexer 1024 sends the address bits from the CPU to its 12 outputs, the 12 address bits A0-A11 of the 14 input address bits A0-A13 from the microcycle decoder 1000 are selected in the low-resolution mode. In the high resolution mode, the 12 address bits A2-A13 are selected. The mode of operation, whether low or high resolution, is set by the logic statement of a low/high resolution mode flip-flop or register

**1030** shown in FIG. 45. The flip-flop **1030** has the same address as the low/high flip-flop **606** of the data chip. (The logic circuitry of the flip-flop **1030** is shown in greater detail in FIG. 50.) The flip-flop **1030** has an output line **1032** shown in FIG. 44 to be connected to a select input of the multiplexer **1024** so that the proper address bits from the CPU (via the microcycle decoder **1000**) are selected when the address from the CPU is to be transmitted to the outputs of the multiplexer **1024**.

The scan address generator **1026** which generates the 12-bit address used to read pixel data from the display RAM resets with every other 40 address counts in the low resolution mode (as there are 40 bytes per horizontal display line) so that the scan address generator **1026** counts from **0** to **39** twice and then counts from **40** to **79** twice, etc. This results in each pixel of a field being scanned twice. In other words, each two-bit pixel data is utilized twice in two consecutive horizontal scans. Since a frame consists of two interleaved fields, any particular pixel extends four horizontal scan lines in the vertical direction.

The scan address generator **1026** has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals generated by the data chip to synchronize the scan address generator with the data chip and the TV raster scan.

The scan address generator is indicated generally at **1026** in FIG. 45 and comprises a counter **1034** having 12-bits **1034a-l** and flip-flops **1036-1038**. (The counter bits **1034a** and **1034b** are shown in greater detail in FIGS. 51 and 52 respectively.) Bit **1034c**, typical of bits **1034c-l** is also shown in greater detail in FIG. 53. As seen in FIG. 53, each of the bits **1034c-l** comprise a latch **1039** which is activated synchronously with the HORIZONTAL DRIVE pulse so that the count is latched up with each HORIZONTAL DRIVE pulse which occurs after each 40 counts.

A line **1040** (FIG. 45) carrying the VERTICAL DRIVE signal from the data chip is connected by the logic elements indicated generally at **1042** to an input of the flip-flop **1038**. The output of the flip-flop **1038** is connected to the reset input R of the counter units **1034a-l**. Thus, the VERTICAL DRIVE signal operates to reset the counter **1034** to **0** after each field has been scanned.

A line **1044** carrying the HORIZONTAL DRIVE signal from the data chip is connected by the logic elements indicated generally at **1046** to the input of the flip-flop **1037** whose output is connected to the D input of the flip-flop **1036** (which is shown in greater detail in FIG. 54.) The Q and Q outputs of the flip-flop **1036** are connected to the 10 and 9 inputs, respectively, of the counter bits **1034d-l**.

The other output of the flip-flop **1037** is connected to the input of a NOR gate **1048** having another input connected to the output line **1032** of the low/high resolution flip-flop **1030** and still another input connected to the output of the least significant bit of a line counter to be described later. The output of the NOR gate **1048** is connected to the 1 input of the counter bits **1034a-l** and to the 2 input by an inverter **1050**.

The output of the NOR gate **1048** will go low with every other scan line (as determined by the output of the LSB **1138a** of the line counter **1138**) upon a HORIZONTAL DRIVE (HORIZONTAL DRIVE) pulse when in the low resolution mode. This causes the counter to be reset to the count that was latched up in the latches **1039**. Since the count latched up is 40 less than the current count,

the counter will count from **0-39** twice, **40-79** twice, **80-119** twice, etc. Thus a line of pixel data is utilized to define 2 consecutive scan lines in each field in the low resolution mode.

The scan address generator **1026** has an input line **1052** which carries a clock signal which is connected by a transistor switch **1054** and an inverter **1056** to the 4 input of the bits **1034a-l** and to the 3 inputs by an inverter **1058**, of the counter **1034**. The generation of the clock signal carried by the line **1052** will be described later also.

The multiplexer **1024** and **1028** comprise the NOR gates indicated at **1058**, each having an input connected to the address bit outputs **A0-A6** of the microcycle decoder **1000**, 6 NOR gates **1060**, each having an input connected to the address bit outputs **A2-A7**, respectively, 6 NOR gates indicated at **1062**, each having an input connected to the address bit outputs **A6-A11**, respectively, and 6 NOR gates **1064**, each having an input connected to the address bits **A8-A13**, respectively, of the microcycle decoder **1000**.

The output line **1032** of the low/high resolution flip-flop **1030** is connected to the input of a NOR gate **1066** which is connected to the inputs of the NOR gates **1058** by the serially connected transistor switch **1068** and inverter **1070**, with the output line **1032** also connected to the input of a NOR gate **1072** whose output is connected to the input of the NOR gate **1062** by the serially connected transistor switch **1074** and an inverter **1076**. The output line **1032** is also connected to an inverter **1078** whose output is connected to the input of a NOR gate **1080**. The output of the NOR gate **1080** is connected to the inputs of the NOR gates **1060** by a serially connected transistor switch **1082** and inverter **1084**, with the output line **1032** also connected to an inverter **1086** whose output is connected to the input of a NOR gate **1088**. The output of the NOR gate **1088** is connected to the inputs of the NOR gates **1064** by a serially connected transistor switch **1090** and an inverter **1092**.

When the output of the low/high resolution mode flip-flop is a logical 0, (corresponding to the low resolution mode), the output of the inverter **1078** is a logical 1, the output of the NOR gate **1080** is a logical 0, and the output of the inverter **1084** is a logical 1 driving the outputs of the NOR gate **1060** (corresponding to address bits **A2-A7**) to a logical 0 with the outputs of the NOR gate **1064** (corresponding to the address bits **A8-A13**) also being driven to a logical 0. In this manner, the NOR gates **1058** corresponding to the address bits **A0-A5** and the NOR gates **1062** corresponding to the address bits **A6-A11** are selected in the low resolution mode. On the other hand, when the output of the flip-flop **1030** is a logical 1, corresponding to the high resolution mode, the NOR gates **1060** and **1064** are selected which corresponds to the address bits **A2-A13**.

The multiplexers **1024** and **1028** further comprise 6 NOR gates **1094**, each having an input connected to the address bit outputs **A0-A6** of the counter bits **1034a-f**, respectively, and the 6 NOR gates **1096**, each having an input connected to the address bit outputs **A6-A11** of the counter bits **1034g-l**, respectively.

The multiplexers **1024** and **1026** have a VIDNXT2 clock signal input line **1098** which is connected to an input of the NOR gates **1066** and **1080** and to the NOR gate **1072** by a transistor switch **1100** and to the NOR gate **1088** by a transistor switch **1102**. The gates of the transistor switches **1100** and **1102** are connected to the clock signal  $\Phi 1$ . The VIDNXT2 clock signal input line

1098 is also connected to the inputs of the NOR gates 1094 by the series-connected transistor switch 1104 and inverter 1106. The VIDNXT2 input line 1098 is also connected by the series-connected inverter 1108, transistor switch 1110, inverter 1112, transistor switch 1114, and inverter 1116 to the inputs of the NOR gate 1096.

The logic state of the clock signal VIDNXT2 determines whether the address bits from the CPU (via the microcycle decoder 1000) or the address bits generated by the scan address generator 1052 are conducted to the memory address bus indicated at 1118 which carries the address bits MA0-MA5. VIDNXT2 occurs 40 times a scan line and indicates that the next RAM access cycle is a "video" cycle. In a video cycle, the system reads pixel data from the display RAM to be displayed on the screen. The generation of VIDNXT2 will be described later.

The outputs of the NOR gates 1058, 1060, 1062, 1064, 1094 and 1096 are selectively coupled to the output lines 1120-1125 by a plurality of transistor switches 1128. The output lines 1120, 1121 and 1122 are each connected by a series-connected NOR gate 1130 and buffer 1132 (shown in greater detail in FIG. 55), to the MA0, MA1 and MA2 bits of the memory address bus 1118. The output lines 1123, 1124 and 1125 are each connected by a series-connected NOR gate 1130 and buffer 1134 (shown in greater detail in FIG. 56) to the MA3, MA4 and MA5 bits of the memory address bus 1118.

If the logic state of VIDNXT2 on line 1098 is a logical 0, the output of the inverters 1106 and 1116 are a logical 1 which drives the outputs of the NOR gates 1096 and 1094 (corresponding to scan address generator bits A0-A11) to a logical 0. Thus, the address bits from the scan address generator are not conducted to the memory address bus 1118 when VIDNXT2 is a logical 0. On the other hand, when the state of VIDNXT2 on line 1098 is a logical 1 indicating the next cycle is a video cycle, the output of the inverters 1070, 1084, 1072 and 1092 are a logical 1 which drives the outputs of the NOR gates 1058, 1060, 1062 and 1064 (corresponding to the address bits from the CPU) to a logical 0.

The NOR gates 1094 have an additional clock signal input  $\Phi 1$  with the NOR gates 1096 also having an additional clock signal  $\Phi 2$  which is the inverse of the clock signal  $\Phi 1$ . Thus, when the address bits from the scan address generator are to be transmitted to the memory address bus 1118, the clock signal  $\Phi 1$  goes low first which allows the address bits A0-A5 to be conducted first, followed by the address bits A6-A11 from the NOR gates 1096 when the clock signal  $\Phi 1$  goes high and the clock signal  $\Phi 2$  goes low.

Similarly, the NOR gates 1058 (corresponding to the address bits A0-A5 during the low resolution mode) and the NOR gates 1060 (corresponding to the address bits A2-A7 during the high resolution mode) have an additional clock signal input  $\Phi 1$  and the NOR gates 1062 (for bits A6-A11) and 1064 (for bits A8-A11) have the additional clock signal  $\Phi 2$ . When the address bits from the CPU are to be conducted to the memory address bus 1118, the bits are also transmitted in two 6-bit slices, A0-A5 first, then A6-A11 (low resolution mode) or A2-A7 first, then A8-A13 (high resolution mode).

#### SCREEN AND LIGHT PEN INTERRUPTS

An additional function of the address chip concerns interrupts, namely a "screen" interrupt and "light pen" interrupt. The purpose of the screen interrupt is to synchronize the system "software" with the video system.

The CPU under the direction of the software or programming stored in the ROM's, can send a line number to an interrupt line register 1136 (which has address FH) shown in FIG. 44.

In the low resolution mode, bit 0 of interrupt line register 1136 is set to 0 and the line number is set to bits 1-7. In the high resolution mode, the line number is sent to bits 0-7. If the screen interrupt is enabled, the CPU will be interrupted when the display completes scanning the line which is contained in the interrupt register. A line counter 1138 counts the lines of pixels as they are displayed on the screen and the output of which is compared with the line number stored in the interrupt line register 1136 by a comparator 1140.

The output of the comparator 1140 sets a flip-flop 1142 which utilizes the HORIZONTAL DRIVE signal as a clock signal. The output of the flip-flop 1142 is connected to interrupt circuitry 1144 which generates an interrupt signal INT on an output line 1146 when the screen interrupt is enabled. The interrupt signal INT is transmitted to the CPU.

This interrupt can be used for timing since each line is scanned 60 times a second. It can also be used in conjunction with the color registers to make as many as 256 color-intensity combinations appear on a screen at the same time. Thus, after a screen interrupt, the data within the 8 color registers which can define 8 different color-intensity combinations may be changed to 8 additional color-intensity combinations with the interrupt line register contents also being changed to a subsequent line number. When this line is reached the process may be repeated until the full 256 possible combinations represented by the 5 color bits and 3 intensity bits in each color register have been displayed.

The light pen interrupt occurs when the light pen trigger is pressed and the video scan of the display crosses the point on the screen where the light pen is located which generates a signal LIGHT PEN on an input line 1148 to the interrupt circuitry 1144. When the light pen interrupt is enabled, the interrupt circuitry 1148 generates the interrupt signal INT and transmits it to the CPU.

The CPU interrupt routine resulting from the INT signal can read two registers to determine the position of the light pen. The line number which indicates the vertical position of the light pen is read from a vertical feedback register 1150 which has address EH. In the high resolution system, the line number is in bits 0-7. In the low resolution system, the line number is in bits 1-7, and bit 0 should be ignored.

The horizontal position of the light pen can be determined by reading a horizontal feedback register 1152 having address FH and subtracting 8. In the low resolution system, the resultant value is the pixel position 0 to 159. In the high resolution system, the resultant must be multiplied by 2 to give the pixel position, 0 to 358.

A horizontal position counter 1154 counts the pixel positions as the corresponding pixels are scanned. The counter 1154 is reset by the HORIZ DR signal and is clocked by the clock signal. The output of the horizontal position counter 1154 is connected to the horizontal feedback register 1152. The output of the line counter or vertical position counter 1138 is connected to the vertical feedback register 1150. When the light pen interrupt is enabled, the interrupt circuitry 1144, upon the occurrence of a LIGHT PEN signal, causes the horizontal feedback register 1152 to latch up the current horizontal position as indicated by the horizontal posi-

tion counter **1154**. Similarly, the vertical feedback register **1150** is caused to latch up the current vertical position or line as indicated by the line counter **1138**.

When the CPU acknowledges an interrupt, it reads 8 bits of data from the data bus. It then uses the data as an instruction or an address. This data is determined by the contents of an interrupt feedback register **1156** which has address **DH**. The contents of the interrupt feedback register **1156** is originally set by the placement of data in it by the CPU. In responding to a screen interrupt, the contents of interrupt feedback register are placed directly onto the data bus **66a**. In responding to a light pen interrupt, the lower 4 bits of the data bus are set to 0 and the upper 4 bits are the same as the corresponding bits of the interrupt feedback register **1156**. Thus, if the lower 4 bits are 0, the CPU can determine that the light pen initiated the interrupt. Otherwise, the interrupt is a screen interrupt.

In order for the Zilog Z-80 to be interrupted, the internal interrupt enable flip-flop must be set by an EI instruction and one or two of the external interrupt enable bits of an interrupt enable and mode registers **1158** which have address **EH** must be set. If bit **1** is set, light pen interrupts can occur. If bit **3** is set, screen interrupts can occur. If both bits are set, both interrupts can occur and the screen interrupt has high priority.

The interrupt mode bits of the interrupt enable and mode register **1158** can determine what happens if an interrupt occurs when the Zilog Z-80 CPU interrupt enable flip-flop is not set. Each of the two interrupts may have a different mode. In "mode 0" the Z-80 will continue to be interrupted until it finally enables interrupts and acknowledges the interrupt. In mode 1, the interrupt will be discarded if it is not acknowledged by the next instruction after it occurred. If mode 1 is used, the software should be designed such that the system will not be executing certain Zilog Z-80 instructions when the interrupt occurs. The OP codes of these instructions being with **CDH**, **DDH**, **EDH** and **FDH**.

The line counter **1138** is shown in greater detail in FIG. 45 and comprises 8 bits **1138a-h**. (The bit **1138a** is shown in greater detail in FIG. 57 with the bit **1138b**, typical of bits **1138b-h** shown in greater detail in FIG. 58.) The counter **1138** has an input line **1160** which is connected to the output of the logic elements **1046** which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal occurs once for each line of pixels displayed on the screen. The line counter **1138** synchronously counts the lines as they are displayed and indicates the current line number being displayed. The line counter **1138** has a reset input line **1162** which is connected to the output of the logic elements **1042** which have the VERTICAL DRIVE input signal. The line counter **1138** resets on each vertical drive pulse which occurs at the end of each field.

The output of each of the counter bits **1158a-h** are connected to the inputs of the vertical feedback register indicated generally at **1150** and comprising bits **1150a-h** (with typical bit **1150a** shown in greater detail in FIG. 59). The vertical feedback register **1150** has a latch enable line **1164** connected to the output of the interrupt circuitry indicated generally at **1144**. When this line is enabled, in response to a LIGHT PEN signal from the light pen, the vertical feedback register **1150** latches up the current count contained in the line counter **1138**. The output of each bit **1150a-h** is connected to the data bus **66b**. The vertical feedback register **1150** has an output enable input connected by an inverter **1166** to

the register select line **1011** from the address decoder **1008**. The CPU may read the contents of the vertical feedback register **1150** by transmitting its address to the address decoder wherein the line number contained within the vertical feedback register **1150** is conducted onto the data bus **66b** to the CPU. The CPU will read the contents of the vertical feedback register **1150** in response to an interrupt signal **INT** after determining that the interrupt is a light pen interrupt by reading the interrupt feedback register. In this manner, the CPU can determine the vertical position of the light pen.

The horizontal position counter is indicated generally at **1154** and comprises bits **1154a-h** (with bit **1154a** shown in greater detail in FIG. 60 and bit **1154b**, typical of bits **1154b-h**, shown in greater detail in FIG. 61.) The counter **1154** further comprises a programmed logic array indicated generally at **1168**. The horizontal position counter **1154** has clock inputs  $\Phi 1$  and  $\Phi 2$  and synchronously counts the pixels of the line of pixels being displayed. Thus, the count contained within the counter **1154** corresponds to the horizontal position of the last pixel displayed. The counter **1154** has a reset input line **1170** which is connected to the output of the logic elements **1046** which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal which occurs at the end of each line of the raster scan causes the horizontal position counter **1154** to reset.

The outputs of the bits **1154a-g** of the horizontal position counter **1154** are connected to the inputs of the bits **1152a-g**, respectively, of the horizontal feedback register indicated generally at **1152**. (Logic circuitry of the bits **1152a-g** is similar to that shown for bit **1158a** of the vertical feedback register shown in FIG. 59.) The output of the bits **1152a-g** are connected to the data bus **66b**.

The horizontal feedback register **1152** has a latch enable line connected to the line **1164** from the interrupt circuitry, such that the register **1152** can latch-up the current position count contained within the horizontal position counter **1154** upon a signal from the interrupt circuitry **1144** in response to the signal LIGHT PEN from the light pen. The horizontal feedback register **1152** has an input connected to the register select line **1010** from address decoder **1008** whereby the CPU may read the contents of the horizontal feedback register **1152** by transmitting the address of the horizontal feedback register **1152** to the address decoder. The CPU will read the horizontal feedback register to determine the horizontal position of the light pen in response to a light pen interrupt.

The output of the bits **1154a-h** of the horizontal position counter **1158** are also connected to a decoder indicated generally at **1171** which includes a PLA **1275**, a J-K flip-flop **1276** (shown in greater detail in FIG. 62) and pull-ups **1173** whose outputs are selectively coupled to a NOR gate **1175**. The output of the NOR gate **1175** is connected to a plurality of delays and inverters at **1177** which have an output line **1098** which carries the clock signal **VIDNXT2**.

**VIDNXT2** is activated when the horizontal counter **1154** indicates a negative 1 or if bit **0** is a 1 and bit **8** is a 0, which occurs 40 times a scan line. Since the MUX **1024** utilizes **VIDNXT2** as a select signal, the addresses generated by the scan address generator **1026** are selected 40 times a line. Furthermore, the scan address generator clock signal input line **1052** is connected to an output of the elements **1177** so that the scan address generator is clocked 40 times a scan line to output 40

sequential addresses synchronously with the MUX 1024. VIDNXT2 is also utilized to generate the RAS (row address strobe) signals at 1179 for the video cycles.

The output of the line counter 1138 is also connected to the inputs of the comparator 1140 shown to comprise 8 exclusive-OR units 1140a-h (with unit 1140a, typical of the units 1140a-h, shown in greater detail in FIG. 63) and a PLA 1172 connected to the outputs of the units 1140a-h. The comparator 1140 further comprises the flip-flop 1142 connected to the output of the PLA 1172 by a NOR gate 1174. The comparator 1140 has further inputs connected to the outputs of the interrupt line register 1136 which comprises bits 1136a-h (with the bits 1130a-h logically similar to that shown in FIG. 50). The interrupt line register 1136 which stores the screen interrupt line number from the CPU, has further input connected to the register select line 1012 from the address decoder 1008 by which the CPU may address the interrupt line register 1136 in order to input the interrupt line number.

The comparator 1140 compares the number of the current line being displayed by the display unit as indicated by the line counter 1138 with the line number stored in the interrupt line register 1136. When the line counter reaches the number in the line register 1136, the flip-flop 1142 (shown in greater detail in FIG. 64) is set. The flip-flop 1142 has an output line 1176 connected to the interrupt circuitry shown at 1144 which carries the screen interrupt signal to the interrupt circuitry.

The interrupt circuitry 1144 has an input line 1178 which carries the LIGHT PEN signal which indicates that the raster scan has crossed the point where the light pen 62 (FIG. 2) is located. The line 1178 is connected by resistor 1180 and NOR gate 1182 to the clock input of a flip-flop 1184. The output of the flip-flop 1184 is connected to the input of a flip-flop 1186 (with flip-flop 1184 logically similar to that shown in FIG. 64 and flip-flop 1186 logically similar to that shown in FIG. 54).

The interrupt mode and enable registers 1158 comprise 5 bits 1158a-e (with bit 1158b shown in greater detail in FIG. 65 and bits 1158a and 1158c-e logically similar to that shown in FIG. 50). The output of bit 1158b or bit 1 (which is the light pen enable bit) is connected to the input of an AND gate 1188 which is connected to the input of a NOR gate 1190. The other input to NOR gate 1190 is connected to the output of bit 4 or bit 1158e of the register 1158. The other input of the AND gate 1188 is connected to the output of a flip-flop 1192 (shown in greater detail in FIG. 66) whose input is connected to the output of a decoder indicated generally at 1194 which decodes the output of the horizontal counter 1154. The output of the NOR gate 1190 is connected by a NOR gate 1196 to the D input of the flip-flop 1184.

The output line 1176 from the flip-flop 1142 (which carries the screen interrupt signal) is connected to the clock input of a flip-flop 1198 (logically similar to that of flip-flop 1184). The output of the flip-flop 1198 is connected to the D input of a flip-flop 1200 (which is logically similar to that shown in FIG. 54 for the flip-flop 1186).

The output of bit 3 or bit 1158d (which is the screen interrupt enable bit) of the interrupt enable and mode registers 1158 is connected to the D input of the flip-flop 1198. The output of the flip-flop 1184 is also connected by a line 1202 to the input of a plurality of logic

elements 1204 whose output is connected to a plurality of logic elements 1206 having the output line 1164 which is connected to the latch enable inputs of the vertical feedback register 1150 and horizontal feedback register 1152. The output of the flip-flop 1184 is also connected to the input of a NOR gate 1208 whose output is connected to a plurality of logic elements 1210 having an output line 1212. The output line 1212 is connected by a line 1214 to an output buffer 1216 whose output line 1218 carries the control signal  $\overline{\text{INT}}$  which is the interrupt control signal to the CPU. The output line 1212 is also connected by a plurality of logic elements indicated generally at 1220 (which includes a flip-flop 1221) to the input of a flip-flop 1222. (The flip-flop 1221 and 1222 are logically similar to the flip-flop shown in FIG. 67.) The  $\overline{\text{Q}}$  output of the flip-flop 1222 is connected to the input of NOR gates 1223 and 1224 which have other inputs connected to a line 1225 which carries the CPU control signal M1 from the output of an inverter 1226 whose input is connected by a resistor 1228 to the CPU control signal  $\overline{\text{M1}}$  input 1230.

The output of the NOR gate 1223 is connected to the input of a NOR gate 1232 which has an input connected to the output of the NOR gate 1234. The NOR gate 1234 has an input connected to the  $\overline{\text{Q}}$  output of the flip-flop 1186 into the Q output of the flip-flop 1200 and an input connected to a line 1236 which is connected to the output of an inverter 1238.

The output of the inverter 1226 is connected to the input of a NOR gate 1240 whose output is connected to a NOR gate 1242. The NOR gate 1242 has another input connected to the CPU control signal  $\overline{\text{IORQ}}$  input pad 1244. The output of the NOR gate 1242 is connected by a buffer 1246 to the input of the inverter 1238.

The output of the NOR gate 1232 is connected by an inverter 1248 to the reset input of the flip-flop 1184. The output of the NOR gate 1224 is connected to the input of a flip-flop 1250 which has an input connected to the output of a NOR gate 1252. The NOR gate 1252 has an input connected to the  $\overline{\text{Q}}$  output of the flip-flop 1200 and an input connected to the line 1236.

The output of the bit 1158a of the interrupt mode and enable register 1158 (which is the mode bit for the light pen interrupt) is connected to the input of the NOR gate 1223. The  $\overline{\text{Q}}$  output of the flip-flop 1158c (which is the mode bit for the screen interrupt) is connected to an input of the NOR gate 1224.

The output of the AND gate 1188 is a logical 1 when the light pen interrupt enable bit 1158b and the output of the flip-flop 1192 from the decoder 1194 are logical 1. The flip-flop 1192 is set to 1 when the pixels being displayed are defined by the display RAM, i.e., they are not background pixels. A logical 1 output of the AND gate 1188 causes the NOR gate 1190 to output a logical 0 causing the NOR gate 1196 to output a logical 1 which is presented to the D input of the flip-flop 1184.

The LIGHT PEN signal on line 1178 goes low when the raster scan crosses the point where the light pen is located causing the output of the NOR gate 1182 to go high which clocks the flip-flop 1184 to a logical 1 when the D input is a 1 which is a function of the light pen enable bit 1158b. The flip-flop 1186 will also be clocked to a logical 1. Since the output of the flip-flop 1184 is a logical 1, the output of the NOR gate 1208 is a logical 0 causing the output line 1212 and line 1214 to subsequently become a logical 1. This in turn causes the output line 1218 to become a logical 0 which is the CPU interrupt control signal  $\overline{\text{INT}}$  for interrupts.

The logical 1 state on the line 1214 subsequently causes the flip-flop 1222 to assume a logical 1 state and the  $\bar{Q}$  output to assume a logical 0. With the light pen mode bit 1158a at a logical 0 (mode 0) the  $\bar{Q}$  output of the bit 1158a is a logical 1 which causes the output of the NOR gate 1223 to be a logical 0 and thus the output of the NOR gate 1232 depends upon the output of the NOR gate 1234. The flip-flop 1193 is set when the line number contained in the interrupt line register equals the current line number as indicated by the line counter (which initiates a screen interrupt). For purposes of illustration, it will be assumed that this condition is not true and that the output of the flip-flop 1198 which is connected to an input of the NOR gate 1234 is a logical 0. The state of the input line 1236 to the NOR gate 1234 is a logical 0 when the CPU acknowledges an interrupt. Thus, if the interrupt is acknowledged, all of the inputs of the NOR gate 1224 are a logical 0 and the output is a logical 1 causing the output of the NOR gate 1232 to be a logical 0. This output is inverted by the inverter 1243 which causes the flip-flop 1184 to be reset which causes the interrupt signal  $\bar{INT}$  on output line 1218 to return to a logical 1 state.

If the interrupt has not been acknowledged, the state of the input line 1236 is a logical 1 causing the output of the NOR gate 1234 to be a logical 0, the output of the NOR gate 1232 to be a logical 1, and the output of the inverter 1248 to be a logical 0 and the flip-flop 1184 will not be reset. Thus, the interrupt signal  $\bar{INT}$  will remain a logical 0 and the CPU will continue to be interrupted until it acknowledges the interrupt since the light pen interrupt is in mode 0.

If the light pen mode bit 1158a contained a logical 1 (mode 1) the  $\bar{Q}$  output of bit 1158a is a logical 0. Since the  $\bar{Q}$  output of the flip-flop 1222 is a logical 0, when the M1 signal also goes low (after the next instruction has been fetched) the output of the NOR gate 1223 will become a logical 1 causing the output of the NOR gate 1232 to be a logical 0 and the output of the inverter 1248 to be a logical 1 which resets the flip-flop 1184. When this flip-flop is reset, the interrupt signal  $\bar{INT}$  returns to a logical 1. Thus, the CPU must acknowledge the interrupt upon the next instruction if at all, in Mode 1.

The output of the screen interrupt enable bit 1158d is the D input of the flip-flop 1198 which is clocked by the output of the flip-flop 1142. As noted before, the flip-flop 1142 is set when the line number being displayed as indicated by the line counter 1138 reaches the line number stored in the interrupt line register 1136 which initiates a screen interrupt when enabled. If the enable bit 1158d contains a 1, the flip-flop 1198 will be clocked to 1 when the flip-flop 1142 is set. Otherwise, it will remain 0 since its D input is 0.

Since the output of the flip-flop 1198 is also connected to an input of the NOR gate 1208, when the flip-flop 1198 is set, the interrupt control signal  $\bar{INT}$  subsequently goes low indicating an interrupt just as for the light pen interrupt. Modes 0 and 1 for the screen interrupt are indicated by the bit 1158c also operate in a manner similar to that for the light pen interrupt.

Thus, the flip-flop 1222 subsequently assumes a logical 1 state when the  $\bar{INT}$  signal is activated due to a screen interrupt as well. With the screen interrupt mode bit 1158c at a logical 0 (mode 0), the  $\bar{Q}$  output of the bit 1158c is a logical 1 which causes the output of the NOR gate 1224 to be a logical 0 and thus the output of the NOR gate 1250 depends upon the output of the NOR gate 1252.

The Q output of the flip-flop 1200 is set to 1 (after being clocked by M1) when the flip-flop 1198 is set and thus the  $\bar{Q}$  output of the flip-flop 1200 goes to 0. When the CPU acknowledges the interrupt (i.e., the state of the line 1236 becomes a 0) the output of the NOR gate 1252 becomes a logical 1. This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to reset. This in turn deactivates the interrupt signal  $\bar{INT}$ .

Had the screen interrupt mode bit 1158c been set to 1 (i.e., mode 1), the output of the NOR gate 1224 would go to 1 when the CPU signal M1 goes to 0 (i.e., after the next instruction). This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to be reset. Thus, the interrupt will be discarded if not acknowledged by the next instruction in mode 1.

The input feedback register is indicated at 1156 and comprises 8 bits 1156a-h (with bit 1156a typical of bits 1156a-d shown in greater detail in FIG. 68 and bit 1156e typical of bits 1156e-h shown in greater detail in FIG. 69). The D input and Q output of each bit of the interrupt feedback register 1156 is connected to the data bus 66b. The interrupt feedback register 1156 has an input connected to the register select line 1024 from the address decoder 1008 by which the CPU may address the interrupt feedback register and store interrupt data in the register. Each bit also has a latch enable input connected to the line 1236 which goes low when the CPU acknowledges the interrupt. Thus, when the CPU acknowledges an interrupt, the data contained within the interrupt feedback register 1156 is conducted to the data bus 66b and transmitted to the CPU. The bits 1156a-d have a reset input connected by a line 1260 through the  $\bar{Q}$  output of the flip-flop 1200.

When the flip-flop 1200 contains a logical 1 indicating a screen interrupt, the  $\bar{Q}$  output is a logical 0 and the data stored in the bits 1156a-h by the CPU is conducted back to the CPU on the data bus 66 unmodified when the CPU acknowledges the interrupt. Since the data is unmodified, it indicates to the CPU that the interrupt was a screen interrupt. However, if the flip-flop 1200 contains a logical 0, the  $\bar{Q}$  output is a logical 1 which causes the bits 1156a-d to all conduct 0's onto the data bus 66 in response to an interrupt acknowledge signal indicating a light pen interrupt. The bits 1156e-h are conducted unmodified. Since the flip-flop 1200 is set by the occurrence of a screen interrupt, screen interrupts have priority over light pen interrupts.

The output of the line counter 1138 is shown in FIG. 44 to be also connected to a comparator 1262 which also has inputs from a vertical blank register 1264. The vertical blank register 1264 contains the line number at which pixel data from the display RAM is no longer used to define the pixels displayed on the screen and has the same address as the vertical blank register of the data chip but is utilized for a different purpose. When the line counter 1138 reaches the line number contained within the vertical blank register 1264, the comparator 1262 outputs a signal which is used by a memory cycle generator 1266 to activate a memory refresh cycle.

The memory cycle generator controls memory cycles generated by either CPU initiated reads or scan address generator read operations. The generator inputs include the CPU control signals  $\overline{MREQ}$ , RD,  $\overline{IORQ}$ , M1 and  $\overline{RFSH}$ , and address bits A12-A15 which are transmitted directly from the CPU. The RAS0-RAS3



outputs are generated by the memory cycle generator 1266 and are used to activate memory cycles. In the low resolution mode, only RAS0 is used to one bank of RAM (4K by 8). In the high resolution mode, all four RAS signals are used to control four banks of RAM (16k×8). Two other signals generated are WRCTL and LTCHDO which are control signals to the data chip. Also, a WAIT signal is generated to initiate a wait state in the CPU.

The vertical blank register is indicated at 1264 in FIG. 45 and comprises 8 bits 1264a-h (with each bit logically similar to that shown in FIG. 50). The vertical blank register 1264 has a register select line 1016 at which the CPU may address the vertical blank register and input data from the data bus 66b which is the line number at which "blanking" occurs. The Q and Q̄ output of each bit of the vertical blank register 1264 is connected to the comparator indicated generally at 1262 which comprises a programmed logic array 1268 which includes a plurality of pull-down transistors 1269 and pull-up transistors 1270 and a plurality of NOR gates 1271. The comparator 1262 also has inputs connected to the output of the line counter 1138 as previously mentioned.

The output of the comparator 1262 is connected to the D input of a flip-flop 1272 (shown in greater detail in FIG. 64) which has a reset input connected to the output of a flip-flop 1300 (shown in greater detail in FIG. 58) which has an input connected to the most significant bit 1138h circuit of the line counter 1138. The Q output of the flip-flop 1272 is connected by a line 1274 to an input of the memory cycle generator indicated generally at 1266.

The memory cycle generator comprises a PLA 1275, which includes pull-down transistors 1276 and pull-up transistors 1278, and a J-K flip-flop 1280 (shown in greater detail in FIG. 70). The generator 1266 further comprises J-K flip-flops 1282a-g (each of which is logically similar to that shown in greater detail in FIG. 66) and bits 4 and 5 of a function generator register (each of which is logically similar to that shown in FIG. 50) having the same address as the function generator register of the data chip.

A RAS signal is generated for display RAM accesses and thus is the function of MREQ, and VIDNXT2 and the address bits A12, A13 and A15 (to determine whether the memory access concerns the display RAM). A WAIT signal is generated to initiate a wait state in the CPU for all input and output operations (IORQ) to compensate for any delay due to the microcycler since the CPU address bus and data bus "time share" the microcycle data bus. Wait states are similarly initiated for CPU read and write operations (for data and instructions). Two wait states from and to the display RAM are generated if the CPU is executing instructions in the display RAM.

An additional wait state is initiated if the CPU and the video processor attempt to access the display RAM at the same time. A WAIT signal is transmitted to the CPU when VIDNXT2 is active (indicating the next memory access cycle is to be a video cycle) and the CPU also requests the display RAM (MREQ). LTCHDO becomes active when data being read from the display RAM is on the display RAM data bus. LTCHDO enables the OR/exclusive-OR circuit of the data chip to latch up the data on the memory data bus. WRCTL indicates that the present memory cycle is a write operation rather than a read.

The relationship between the input signals MREQ, RD from the CPU and the clock signal Φ to the memory cycle generator outputs WAIT, RAS, WRCTL and LTCHDO are shown for CPU read and write operations to the display RAM with FIGS. 12A and D illustrating write operations and FIGS. 12B and C, read operations. FIGS. 12C and D illustrate the extra wait state generated when a CPU read or write conflicts with a video cycle by the video processor. The shaded areas of the MA0-MA5 lines are determined by the address bits MA0-MA5.

The relationship between the inputs of CPU control signals IORQ, RD and the clock signal Φ and the memory cycle output WAIT is shown for input/output read operations in FIGS. 12E and G and input/output write operations in FIG. 12F. FIG. 12E illustrates an I/O read from the switch matrix ports 10H-17H and FIG. 12G illustrates I/O reads from the other ports.

The RAS0 output of the address chip is shown in FIG. 10C to be connected to the D input of a flip-flop 956 of the logic elements 954, whose Q output carries the CS/RAS (chip select and row address strobe) signal for the display RAM 42 and is connected to the RAM control signal bus 958. The clear input of the flip-flop 956 is connected to the output of a NAND gate 960 having inputs connected to the Q output of the flip-flop 956, the clock signal Φ from the buffer 100 and the Q output of a flip-flop 962.

The D input of the flip-flop 962 is connected to the clock signal Φ and the Q output is connected to the clock input of the flip-flop 956. The flip-flop 962 is clocked by the clock signal PX. The flip-flop 956 operates to invert the signal RAS0 and to delay it to produce the CS/RAS signal at its Q̄ output, the delay being a function of the clock signal Φ and PX inputs to the logic elements 954.

The DATEN output of the data chip 54 is connected to the input of a NOR gate 964 having a grounded input and an output connected to the enable input of the tri-state drivers 966a-h connected to the DO output of the RAM chips 104a-h, respectively. The output of the drivers are connected to the memory data bus 102.

The output of the NOR gate 964 is connected to the input of a NAND gate 968 whose output is connected to the control signal bus 958 and carries the write enable signal, WE. The other input of the NAND gate 968 is connected to the Q output of a flip-flop 970 whose D input is connected to the Q output of the flip-flop 962. The Q̄ output of the flip-flop 970 is connected to the control signal bus 958 and carries the column address strobe (CAS) signal. The flip-flop 970 is clocked by the output of a flip-flop 972 which is enabled by the PX and PX clock signals.

When DATEN goes low, the output of the NOR gate 964 goes high which turns off the drivers 966a-h. Subsequently, when the clock signal from the Q̄ output of the flip-flop 970 goes high, the output of the NAND gate 968 goes low which enables the RAM's 104a-h to have data written in them.

#### I/O CHIP

As noted before, the control handles 12a-d and the keypad 18 (FIG. 2) are connected to the I/O chip 50 and provide signals in response to manipulation by the players or operators to the I/O chip. The CPU 46 of the digital computer 44 receives the keypad and control handle input signals from the I/O chip 50 in the digital form. The I/O chip has a music processor which pro-

vides audio signals to RF modulator 58 in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The interconnection of the I/O chip 50 within the system is shown in FIG. 10C. The I/O chip has inputs 5 MXD0-MXD7 connected to the microcycle data bus 66 and inputs RD and IORQ for the CPU control signals READ and INPUT/OUTPUT REQUEST, respectively and inputs for the clock signals  $\Phi$  and  $\bar{\Phi}$ .

Outputs POT0-POT1 are each operatively connected to one of the potentiometers of the player control handles 12a-d. A signal transmitted to one of the potentiometers results in a signal returned to input MONOS which will be more fully explained later. Outputs SO0-SO7 are selectively coupled to the keys and switches of the keypad 18 and player control handles 12a-d of the switch matrix shown in FIG. 8. Activation of one of the outputs SO0-SO7 results in signals being received at the switch inputs SI0-SI7 also to be more fully explained later. The I/O chip has power supply 20 inputs VDD, VGG and VSS connected to +5 v, +10 v and ground, respectively, a TEST input connected to the +5 v supply and a RESET input connected to the extension plug 77.

The CPU communicates with the I/O chip shown in block diagram in FIGS. 71A-C, through input and output instructions. Each input or output instruction has an address at which data is to be inputted from or outputted to. This address is transmitted to the input/output chip 50 (FIG. 71A) via the microcycle data bus 30 66, tri-state buffer 1400, and I/O data bus 66c to a microcycle decoder 1402 which assembles the address in a manner similar to that described for the microcycle decoder of the data chip. The microcycle decoder 1402 assembles the 11 bit address, A0-A10, which is decoded by an address decoder 1404. The address decoder 1404 has an input for the INPUT control signal and input for the OUTPUT control signal which are activated in conjunction with an input or an output instruction, respectively. The address decoder 1404 decodes the address from the microcycle decoder 1402 and activates one of the select lines 1406-1415 with select lines 1406 comprising eight select lines SO0-SO7. The particular select line activated depends upon the address transmitted to the address decoder 1404 and the state of the INPUT and OUTPUT control signals. 45

The select lines SO0-SO7 have addresses 10-17H and are activated with an input instruction. When one of these lines is activated, the switch matrix (shown in FIG. 8) will feedback the associated 8 bits of data on an input bus, SI0-SI7 indicated at 1418 to a multiplexer 1420 which will gate the data to a data bus 66d which is connected to the microcycle data bus 66 by the tri-state buffer 1400. Thus for example, if an input instruction transmits the address 12H to the address decoder 1404, the select line SO4 will be activated which will cause the keypad data indicated at 1422 (FIG. 8) of the switch matrix to be conducted to the microcycle data bus on the input data bus 1418. 55

The select lines 1407-1414 are output register select lines. These lines are activated with the concurrence of the OUTPUT control signal (which is activated by an output instruction) and the associated address (Table II) of a master oscillator, tone A frequency, tone B frequency, tone C frequency, vibrato and noise volume registers. In addition are the tone C volume, noise modulation, and MUX output registers and tone A and tone B volume output registers. These output registers are 60

part of the music processor in which the CPU loads data with output instructions. This data determines the characteristics of the audio signal that is generated.

The CPU can read the positions of the four potentiometers 17 of the four player control handles 12a-d (FIG. 1) through an analog-digital converter circuit indicated generally at 1422. The potentiometers are continuously scanned by the analog-digital (A-D) converter circuit and the digital results of the conversion are stored in the pot 0-3 registers 1424. The CPU reads these registers with input instructions.

The CPU can address the registers 1424 by transmitting the address of one of the registers to the address decoder 1404 which activates the select line 1415. A potentiometer (or pot) register address decoder 1426 has an input for the select line 1415 as well as the address bits A0 and A1. The pot register address decoder 1426 decodes these inputs to select one of the four registers, pot 0-pot 3. A selected register feeds back all 0's when the corresponding potentiometer is turned fully counterclockwise and all 1's when turned fully clockwise.

The output of a 2-bit "scan" counter 1428 is connected to the inputs of a scan decoder 1430 which has a 4-bit output line 1432 indicated as POT 0-3 and 4 register select lines connected to the pot 0-3 registers 1424. Each line of the POT 0-3 lines 1432 is operatively connected to an associated potentiometer. Thus, for example, the POT 0 line of the line 1432 is shown connected to the associated potentiometer 17 of the player control handle 12a in FIG. 72. The potentiometer is connected to a capacitor 1436 having an output line 1438 which carries the analog signal MONOS.

Referring back to FIG. 71A, a comparator 1440 has an input for the analog signal MONOS which is compared to a reference signal REF. The output of the comparator 1440 is connected to a counter 1442 which counts until the voltage signal MONOS across the capacitor 1436 reaches the reference REF.

The scan decoder 1430 decodes the output of the scan counter 1428 to sequentially activate the POT 0, POT 1, POT 2 and POT 3 lines of the lines 1432. Thus, when the POT 0 line is activated, the capacitor 1436 shown in FIG. 72 will begin to charge and the MONOS analog signal will begin rising. As the MONOS signal rises, the counter 1442 continues counting until the MONOS signal reaches the RAF signal. At that point, the counter 1442 stops. The rate at which the capacitor charges is related to the setting of the associated potentiometer. Thus the count that the counter 1442 reaches is determined by the potentiometer setting.

Synchronously with the sequential activation of the output lines 1432, the register select lines 1434 are activated such that the pot 0 register is selected to input the output of the counter 1442 after the POT 0 line is activated and the output of the counter 1442 is determined by the setting of the potentiometer of the control handle 12a. Next, the pot 1 register is selected to input the digital data representing the setting of the potentiometer of the control handle 12b, etc.

The CPU may then input this data by sending the corresponding addresses of the potentiometer registers 1424 (Table II) to the address decoder 1404 and pot register address decoder 1426. Each of the pot 0-3 registers 1424 are connected to the multiplexer 1420 by an 8 bit output line 1444. The multiplexer 1420 has an input for the line 1415 such that when an address corresponding to one of the pot 0-3 registers 1424 is sent by the



CPU to input the data contained by the registers 1424, the multiplexer 1420 selects the 8 bits of data on the line 1444 from the registers 1424 and conducts them to the data bus 66d.

The I/O chip is shown in greater detail in FIGS. 73A-M with a composite diagram of FIGS. 73A-M shown in greater detail in FIG. 74. The microcycle decoder is indicated generally at 1402 in FIG. 73 and comprises 11 bit circuits 1402a-k for the address bits A0-A10, respectively, (with the decoder bit circuit 1402a typical of the bits 1402a-k shown in greater detail in FIG. 75). The low address bits A0-A7 are loaded by the bit circuits 1402a-h of the microcycle decoder 1402 on the control signal LDL1, with the high address bits A8-A10 loaded on the control signal LDH1 in a manner similar to that for the microcycle decoders of the address and data chips.

The address decoder is indicated generally at 1404 in FIG. 73 and comprises a PLA just as for the address and data chips. The address decoder 1404 decodes the address bits from the microcycle decoder 1402 and activates one of the switch matrix input port select lines SO0-SO7 indicated at 1406, (each of which is the output of a driver 1704, shown in greater detail in FIG. 76) if the corresponding address is present as well as the control signal INPUT on line 1446. Similarly, the address bits can be decoded to activate the associated music processor output port select lines 1407-1414 if the output control signal OUTPUT on line 1448 is active. All the music processor registers can be loaded with one Z-80 OTIR instruction. The contents of register C should be sent to output port address 18H, register B to 8H and HL should point to the 8 bytes of data. The output lines 1451 are sequentially activated such that the register select lines 1414-1407 are sequentially activated with the data pointed to by HL going to output port 17H (noise volume register) and the next 7 bytes going to output ports 16H-10H.

The pot register input select line 1415 of the address decoder 1404 is also indicated. The switch input lines SI0-SI7 are indicated generally at 1418 and are operatively connected to the multiplexer indicated generally at 1420. The gates of the transistor switches which comprise the multiplexer 1420 are connected to the output of an inverter 1450 whose input is connected to the line 1415. When the logic state of the line 1415 is a logical 1, the pot 0-3 registers 1424 are selected causing output of the inverter 1450 to be a logical 0 which turns off the transistor switches of the multiplexer 1420 thereby turning off the SI0-SI7 inputs.

The pot 0-3 registers are indicated generally at 1424 (with the least significant bit 1424a of the pot 0 register typical of the bits of the registers 1424, shown in greater detail in FIG. 77.) The output of each of the potentiometer registers 1424 is connected by the 8-bit output line 1444 to the output of the associated transistor switches of the multiplexer 1420. The output of the switches of the multiplexer 1420 are also connected to the 2 input of the tri-state buffer indicated generally at 1400 (with unit 1400a, typical of the 8 units of the tri-state buffer 1400 shown in greater detail in FIG. 78) by the I/O chip data bus 66d. The input/output terminal 3 of each unit of the tri-state buffer 1400 is connected to the microcycle data bus 66.

The 1 input of each buffer unit is connected to the output of an inverting gate 1553 (shown in greater detail in FIG. 79) which has an input line 1555 and an input line 1557, both from the address decoder 1404. The line

1555 is activated by addresses 10H-17H (the switch matrix input ports) and the line 1557 is activated by addresses 1CH-1FH (the potentiometer input registers). The activation of either line allows the tri-state buffer 1400 to transmit the data from the switch matrix or the potentiometer registers to the microcycle data bus 66.

The scan counter is indicated generally at 1428 in FIG. 73 and comprises a 2-bit counter (with the least significant bit 1428a shown in greater detail in FIG. 80). The inputs of the counter 1428 are connected to the output of a flip-flop 1452, the output of which is connected to an input line 1454 which carries the clock signal. The output of the scan counter 1428 is connected to the scan decoder indicated generally at 1430 which comprises a PLA having four output lines 1432 and four output lines 1434.

The output lines 1432 are connected to the POT 0, POT 1, POT 2 and POT 3 output pins of the I/O chip, respectively, by a buffer 1456 (shown in greater detail in FIG. 81). Each of the output lines 1434 of the PLA of the decoder 1430 are connected to a register select input 4 of each bit of a register of the pot 0-3 registers 1424.

As the counter 1428 cycles through its 4 output states (as it is a 2-bit counter) the POT 0-3 lines of the output lines 1432 are sequentially activated. As each output line is activated, a capacitor operatively connected to the potentiometer associated with that particular output line charges at a rate as determined by the setting of the potentiometer. The output of each capacitor is operatively connected to the MONOS input 1658 of the I/O chip which is connected by a resistor 1660 to the input of the comparator 1440. The comparator 1440 has another input connected to the junction of a voltage divider 1662 which generates the voltage reference signal REF.

The output of the comparator 1440 is connected to the input of a plurality of logic elements indicated at 1664 which includes gates 1666-1669, with gate 1666, typical of gates 1666-1669 (shown in greater detail in FIG. 82). Also included are gates 1670-1672 (with gates 1670 and 1672 shown in greater detail in FIG. 83.) (The gate 1671 is also logically similar to that shown in FIG. 83, but VDD and VSS are interchanged.)

The output 4 of the gate 1666 is connected to a stop input 6 of each bit of the counter indicated generally at 1442 (with bit 1442a typical of the bits of the counter 1442 shown in greater detail in FIG. 84). The counter 1442 is clocked by a 2-bit counter 1678 (with bit 0 or 1678a, and bit 1, or 1678b, shown in greater detail in FIGS. 85 and 86, respectively, and buffer 1679 shown in greater detail in FIG. 87). The counter 1678 has an input for the clock signal  $\Phi$  from a buffer 1681 (also shown in greater detail in FIG. 87.) The output of the counter 1678 at the buffer 1568 is the clock signal  $\Phi$  divided by four. The counter 1442 counts until the MONOS signal reaches that of the REF reference signal such that the count contained within the counter 1442 is proportional to the potentiometer setting of the potentiometer associated with the particular output line of the output lines 1432.

Synchronously with the activation of the output lines 1432, the pot register select lines 1434 are sequentially enabled such that pot 0 of the registers 1424 is selected and enabled to latch up the data output of the counter 1442 when the counter 1442 indicates the positional setting of the potentiometer ("pot 0") associated with control handle 12a, etc. Accordingly, the output of each bit of the counter 1442 is connected by the logic

gates indicated generally at 1468 to the 1 input of a bit of each register of the potentiometer registers 1424.

When a particular pot line of the POT0-POT3 lines 1432 is activated, the associated capacitor begins charging until the MONOS signal on the line 1658 reaches the REF voltage as determined by the comparator 1440. One delay later (gate 1666), the counter 1442 is stopped. If IORQ is not active, one delay later (gate 1667) the output lines 1434 of the scan decoder are enabled so that one of the pot registers 1424, corresponding to the count of the scan counter 1430, can latch up the count output of the counter 1442. One delay later (gate 1671), the output lines 1432 are turned off. Also one delay after gate 1667 (gate 1668), the scan counter is incremented and the counter 1442 is reset.

One delay later (gate 1670), a DISCHARGE signal on a line 1674 (which is the output of a buffer 1676 shown in greater detail in FIG. 88) discharges the capacitor. When the counter 1442 reaches 64, one delay later (gate 1670) the DISCHARGE signal is turned off. Two delays (gates 1669 and 1671) after the counter 1442 reaches 64, the POT0-POT3 lines 1432 are enabled so that the particular pot line of the lines 1432 corresponding to the incremented count of the scan counter 1428 is activated to start the cycle all over.

The pot register address decoder is indicated generally at 1426 in FIG. 73 and comprises a PLA having an input line 1415 from the address decoder 1404 and input lines 1469 and 1471 for the address bits A0 and A1, respectively. The CPU can read the contents of any particular potentiometer register 1424 by transmitting the appropriate address to the address decoder which activates the line 1415. The address bits A0 and A1 come directly from the microcycle decoder 1402 and determine which of the 4 registers, pot 0-3, is selected.

The INPUT and OUTPUT control signals are generated on the output lines 1446 and 1448, respectively, of a generator indicated generally at 1680 and includes gates 1682-1686 (and are logically similar to that shown in FIG. 89). Also included is counter bit 1688 (shown in greater detail in FIG. 86).

### MUSIC PROCESSOR

A block diagram of the music processor of the I/O chip is shown in FIG. 71B and C. The music processor can be divided into two sections. The first section (shown in FIG. 71B) generates a master oscillator frequency and the second section (shown in FIG. 71C) uses the master oscillator frequency to generate tone frequencies and the analog AUDIO output.

The frequency of the master oscillator is determined by the contents of several output registers. The contents of all registers in the music processor are set by output instructions from the CPU.

The master oscillator frequency is a square wave whose frequency is determined by 8 binary inputs to a master oscillator 1470 and a clock signal. This 8 bit input word is the sum of the contents of a master oscillator register 1472 (having address 10H which activates the register select line 1407) and the output of a multiplexer 1474. The multiplexer 1474 is controlled by the output of a one bit multiplexer register 1476 (having address 15H which activates the register select line 1412). The addition of the contents of the master oscillator register 1472 and the output of the multiplexer 1474 is performed by an 8 bit adder 1478 which has an 8 bit output connected to the master oscillator 1470.

If the multiplexer register 1476 contains a logical 0, then the data from a "vibrato" system, indicated generally at 1480, will be conducted through the multiplexer 1474. The 2 bits from a 2-bit vibrato frequency register 1482 (having address 14H) determine the frequency of the square wave output of a low frequency oscillator 1484. The output of the low frequency oscillator 1484 is operatively connected to the input of a set of logic gates 1486 represented by an AND gate. The vibrato system 1480 further comprises a 6-bit vibrato register 1488 (also having address 14H) which is operatively connected by a 6 bit output line to the "AND" gate 1486. The 6-bit word at the output of the AND gate oscillates between 0 and the contents of the vibrato register 1488 since the contents of the vibrato register 1488 are being "ANDed" with the output of the low frequency oscillator 1484, with the frequency of oscillation determined by the contents of the vibrato frequency register 1482. The 6-bit output word of the AND gate 1486, along with 2 logical 0 bits (when the MUX register 1476 contains a logical 0) are conducted through the multiplexer 1474 to the 8 bit adder 1478 to be added to the contents of the master oscillator register. This causes the master oscillator frequency to be modulated between two values since the frequency is a function of alternatively the contents of the master oscillator register and the sum of the contents of the master oscillator register and the output of AND gates 1486 thus giving a vibrato effect.

If the multiplexer register 1476 contains a logical 1, the data from a "noise" system, indicated generally at 1490, will be conducted through the multiplexer 1474 to the 8-bit adder 1478. An 8-bit "noise volume" register 1492 is operatively connected to the input of a set of gates 1494 also represented by an AND gate. An 8-bit noise generator 1496 is also operatively connected to the inputs of the "AND" gate 1494. The output of the noise generator is an 8-bit word that constantly varies. The gate 1494 functions as 8 AND gates so that each output bit of the noise volume register 1492 is ANDed with an output bit of the noise generator 1496. Thus the 8 bit output word from the noise volume register determines which bits from the noise generator will be present at the output of the gates 1494. Accordingly, if a bit in the noise volume register 1492 is 0, the corresponding bit at the output of the gates 1494 will also be 0. If a bit in the noise volume register is 1, the corresponding bit at the output of the AND gate will be a noise bit from the noise generator. This 8 bit word from the gates 1494 is conducted through the multiplexer 1474 (when the multiplexer register 1476 contains a 1) to the 8-bit adder 1478. Thus, the master oscillator frequency can be modulated by noise. Modulation can be completely disabled by setting the noise volume register 1492 to 0 if noise modulation is being used, or by setting the vibrato register 1488 to 0 when vibrato is used.

In the second part of the music processor shown in FIG. 71C, the square wave from the master oscillator on the output line 1498 of the master oscillator 1470 (FIG. 71B) is conducted to the clock input of 3 tone generator circuits, tone generators A, B, and C indicated at 1500, 1502 and 1504, respectively, which produce square waves at their outputs. The frequency of the outputs of each tone generator is determined by the contents of an associated tone generator register and the master oscillator frequency. Accordingly, a tone generator "A" register 1506 is connected to the input of the tone generator A, a tone generator "B" register 1508 is connected to the input of the tone generator B and a

tone generator "C" register 1510 is connected to the inputs of the tone generator C.

The output of the tone generator A which carries the square wave output is operatively connected to the inputs of a set of gates indicated at 1512 which function as 4 AND gates, with the other 4 inputs of the "AND" gates 1512 operatively connected to the outputs of a tone volume "A" register 1514. The 4-bit output word of the AND gate 1512 oscillates between 0 and the contents of the tone volume "A" register 1514 at the frequency of the output of the tone generator A.

Similarly, the output of the tone generator B is operatively connected to the inputs of 4 "AND" gates indicated at 1516 with the other 4 inputs operatively connected to the outputs of a 4-bit tone volume "B" register 1518 and the output of the tone generator C operatively connected to the inputs of 4 "AND" gates 1520 with the other 4 inputs of the AND gates 1520 operatively connected to the outputs of a 4 bit tone volume "C" register 1522. The four-bit output of each set of AND gates oscillates between 0 and the contents of the associated tone volume register.

The output of the AND gates 1512 is operatively connected to a digital-analog converter 1524 whose output oscillates between ground and a positive analog voltage determined by the contents of the tone volume "A" register 1514 at a frequency determined by the tone generator A. Similarly, the output of the AND gates 1516 are operatively connected to a digital-analog converter 1526 and the outputs of the AND gates 1520 are operatively connected to a digital-analog converter 1528.

A 4th tone generator comprises a set of gates indicated at 1530 which function as 4 AND gates which each have an input operatively connected to a line 1532 which carries a bit from the noise generator 1496 (FIG. 71B). The output of this bit of the noise generator 1496 is a square wave having a constantly varying frequency. The input 1532 is ANDed with 4 volume bits on lines 1534 from the noise volume register 1492 (FIG. 71B). The set of AND gates 1530 operate the same way as the AND gates for the tones A-C, except that a noise modulation register 1536 (having address 15H which activates register select line 1412) must contain a logical 1 for the outputs of the AND gate 1530 to oscillate.

The outputs of the AND gates 1530 are operatively connected to a digital-analog converter 1538. The analog outputs of the 4 D-A converters 1524, 1526, 1528 and 1538 are summed to produce a single audio output, AUDIO. This output is transmitted to the RF modulator 58 (FIG. 2).

The master oscillator is indicated generally at 1470 in FIG. 73 and comprises a programmable counter which can count up to FFH from the number presented at its program input. The programmable counter includes 8 units 1542a-h (with unit 1542a, typical of units 1542a-g, shown in greater detail in FIG. 90 and unit 1542h shown in greater detail in FIG. 91) and a PLA indicated generally at 1544. The units 1542a-h have inputs 4 and 5 for the clock signal  $\Phi$  from the buffer 1681. The frequency,  $F_m$ , of the master oscillator 1470 is a function of the contents of the master oscillator register and the clock signal and is given by the following formula (in the absence of any modulation by the vibrato system 1480 or noise system 1490):

$$F_m = \frac{1789}{(\text{contents of Master Osc. Reg. } 1472) + 1} \text{ Khz}$$

The master oscillator register is indicated generally at 1472 and comprises 8 bits (with each bit circuit logically similar to that shown in FIG. 75), each having an input for the register select line 1407. The output of the master oscillator register 1472 is connected to the inputs of the 8-bit adder indicated at 1478 which comprises 8 bits 1478a-h. (Bit 1478b, typical of bits 1478a-g is shown in greater detail in FIG. 92 with bit 1478h shown in greater detail in FIG. 93.) The outputs of the adder are connected to the program inputs 1 of the master oscillator 1470.

The other inputs of the 8-bit adder 1478 are connected to the outputs of the multiplexer indicated generally at 1474. The output of the 8 bit adder 1478 is the sum of the contents of the master oscillator register 1472 and the output of the multiplexer 1474, which determines the frequency of which the master oscillator 1470 oscillates.

The multiplexer 1474 is shown in FIG. 73 to comprise a plurality of transistor switches 1546 and 1547. The gates of switches 1547 are connected by an inverter 1548 to an input line 1550 with the gates of the switches 1546 connected to the output of the inverter 1548 by an inverter 1549. The input line 1550 is connected to the output of the multiplexer register 1476 which is bit 4 of the output register having address 15H shown in FIG. 73 (with bit 4 shown in greater detail in FIG. 75).

The "AND" gates 1486 are shown to comprise a plurality of NOR gates indicated at 1486 whose inputs are connected to the 6 outputs of the bits 1488a-f of the vibrato register 1488 (each bit being logically similar to that shown in FIG. 75). The vibrato register 1488 is the first 6 bits of the output register having the address 14H and the register select line 1411. The last 2 bits 1482a and b (also shown in greater detail in FIG. 75) comprise the vibrato frequency register 1482. The output of the 2 bits 1482a and b are connected to the inputs of the low frequency oscillator indicated generally at 1484.

The low frequency oscillator 1484 comprises a 4-to-1 multiplexer in which the outputs from the vibrato frequency register 1482 are connected by a plurality of logic gates 1552 to the gates of four transistor switches 1554 of the multiplexer. The inputs of the transistor switches 1554 are connected to the 4 most significant bits 1556a-d of a counter comprising 13 bits 1556a-m. (The bit 1556a, typical of the bits 1556a-l, is shown in greater detail in FIG. 83 with the bit 1556m shown in greater detail in FIG. 85.)

The output of the transistor switches 1554 are connected to one another and to the other inputs of the NOR gates 1486. The logic state of the bits of the vibrato frequency register 1482 determine which of the outputs of the bits 1556a-d are selected which determines the frequency of oscillation of the output of the low frequency oscillator 1484. The value 00 of the bits of the vibrato frequency register correspond to the lowest frequency and the value 11 corresponds to the highest. When the output of the low frequency oscillator 1484 is a logical 1, the NOR gates 1486 are each a logical 0, otherwise the contents of the vibrato frequency register 1482 are inverted and conducted to the multiplexer 1474. In this manner, the contents of the vibrato register 1488 are "ANDed" (negative logic) by

the NOR gates 1486 with the output of the low frequency oscillator 1484.

The set of "AND" gates 1494 are shown to comprise a plurality of NOR gates indicated at 1494 in FIG. 73. The noise generator comprises a number generator and is indicated generally at 1496. The number generator comprises a 15-bit shift register 1558 (with each bit logically similar to that shown in FIG. 94) and an exclusive-OR gate indicated at 1560. The inputs of the NOR gates 1494 are connected to the outputs of the 8 most significant bits of the shift register 1558. The output of the two most significant bits are connected to the inputs of the exclusive-OR gate 1560 whose output is connected to the input of the least significant bit of the shift register 1558. The output of the 8 most significant bits of the shift register 1558 is a binary number that constantly changes with each clock signal to the shift register 1558. The other inputs of the NOR gates 1494 are connected to the outputs of noise volume register indicated at 1492 (each bit being logically similar to that shown in FIG. 75) and having an input connected to the register select line 1414. The shift register 1558 is clocked by a 4 bit counter 1559, having bits 1559a-d and an input connected to the output of the buffer 1679 of the counter 1678, which also provides the clock signal for counter 1556 of the low frequency oscillator 1484. (The bit 1559a is shown in greater detail in FIG. 85 with bit 1559b, typical of the bits 1559b-d, shown in greater detail in FIG. 86.)

If any particular bit of the noise volume register 1492 is a logical 1, the output of the corresponding NOR gate of the NOR gates 1494 is a logical 0. Otherwise, the output of the corresponding NOR gate 1494 is the inverse of the associated bit from the noise generator 1496. In this manner, the output of the noise generator 1496 is "ANDed" (negative logic) with the output of the 8 bits of the noise volume register 1492. The contents of the multiplexer register 1476 on line 1550 determines whether the multiplexer 1474 conducts the output of the NOR gates 1486 from the vibrato system or the output of the NOR gates 1494 from the noise system, to be summed with the contents of the master oscillator register 1472 by the 8 bit adder 1478.

The master oscillator 1470 further comprises a plurality of logic elements indicated at 1562 (which include gates 1564 and 1566 which are logically similar to the gates shown in FIG. 82 and a buffer 1568 shown in greater detail in FIG. 87) having an input connected to the output of the PLA 1544 of the master oscillator 1470. The outputs of the buffer 1568 are connected to the clock inputs of the tone generators A, B and C, by the lines 1498. The tone generator "A" register 1506 and the tone generator A are shown to comprise an 8-unit circuit, which include a programmable counter, indicated at 1570 (with a unit 1570a, typical of the units of the circuit 1570, with the exception of the unit 1570b, shown in greater detail in FIG. 95 and the unit 1570c shown in greater detail in FIG. 96). The frequency of tone A is a function of the master oscillator frequency and the contents of the tone generator A register and is given by the following formula:

$$F_a = \frac{F_m}{2(\text{contents of tone gen. A reg } 1506)}$$

The output line of the unit 1570a of the tone A circuit 1570 is connected to the input of a toggle flip-flop 1572 (shown in greater detail in FIG. 92) which has an output line 1574 which carries the output of the tone generator

A. The tone generator B register 1508 and tone generator B as well as the tone generator C register 1510 and tone generator C are logically similar to the tone A circuit 1570 and toggle flip-flop 1572. The tone generator B register and tone generator B are indicated generally at the circuit 1576 and toggle flip-flop 1578 with the tone generator C register and tone generator C indicated generally at circuit 1580 and toggle flip-flop 1582.

The output 1574 of the toggle flip-flop 1572 of the tone generator A is connected to an input of a PLA 1584 which also has inputs connected to the outputs of the tone volume "A" register 1514 (which are the four lower bits of the output register having address 16H and register select line 1414 with a bit shown in greater detail in FIG. 75). The PLA 1584 has a plurality of output lines which are connected to a resistor network 1586, the outputs of which are connected to a single output line 1588 which carries the analog signal AU-DIO.

The PLA 1584 includes a plurality of pull-down transistors 1590 which couple each of the output lines of the PLA 1584 to the line 1574 which carries the output of the tone generator A. Thus, the output lines of the PLA 1584 all go to a logical 0 when the line 1574 goes to a logical 1 whereby the output of the PLA 1584 oscillates at the same frequency as the output of the tone generator A. The remaining portion of the PLA 1592 decodes the output of the tone A volume register 1514 to selectively activate one of the output lines of the PLA 1584 (when the line 1574 from the tone generator A register is low). The resistor network 1586 produces an analog voltage in dependence upon the particular output line of the PLA 1584 activated.

Since the output of the PLA 1584 goes low each time the line 1574 goes low, the output of the tone A volume register 1514 is in a sense, ANDed with the output of the tone A generator. Thus the "AND" gates 1512 comprise the pull-down transistors 1590. The D-A converter 1524 (FIG. 71C) comprises the PLA 1584 and resistor network 1586.

The output of the tone generators B and C are connected in a similar manner to PLAs 1594 and 1596, respectively. The outputs of each bit of the tone volume B register 1518 (with each bit shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1594. The outputs of the tone volume C register 1522 (with each bit also shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1596. The outputs of the PLA 1596 and the PLA 1586 are connected to the inputs of the resistor network 1586.

The output of the most significant bit of the shift register 1558 of the noise generator 1496 is connected to the input of a NOR gate 1598 whose output is connected by an inverter 1600 to a PLA 1602. The other input of the NOR gate 1598 is connected to the noise modulation register 1536 which is the most significant bit (shown in greater detail in (FIG. 75) of the output register having address 15H and register select line 1412. The PLA 1602 has inputs connected to the output of the 4 most significant bits of the noise volume register 1492 and the output of the PLA 1602 is also connected to the resistor network 1586. The set of "AND" gates 1530 comprise the plurality of pull-down transistors 1604 of the PLA 1602 with the digital-analog converter 1538 comprising the remainder of the PLA 1602 and resistor network 1586 in a manner similar to the tone generators. The resistor network 1586 has a common

summing point 1540 which is connected to the output line 1588 which carries the analog signal AUDIO. In this manner, the AUDIO signal is the sum of the tones A, B and C, generated by the tone generators A, B and C (at their respective volumes), and the noise generator (at its respective volume).

The LDL1 and LDH1 signals for the microcycle decoder 1402 are generated by a generator indicated generally at 1690. The generator has inputs for the clock signals  $\Phi$  and  $\bar{\Phi}$  and the CPU control signal  $\bar{I}OR\bar{Q}$  and outputs 1692 and 1694 for the signals LDL1 and LDH1, respectively. The generator comprises gates 1696 and 1698 (each of which is logically similar to the gate shown in FIG. 82) and NOR gate 1700 and 1702. The address bits A0-A7 are latched up in the microcycle decoder 1402 on the signal LDL1 with the address bits A8-A10 latched on the signal LDH1, just as for the address and data chips.

The video processor allows the easy manipulation of pixel data to be written to the display RAM. With one memory write instruction, pixel data can be taken from the CPU, modified by the video processor and sent to the display RAM. The modifications include expanding, shifting or rotating, flopping, and ORing or exclusive-ORing the pixel data. This allows a greater amount of data to be handled in a given time which in turn allows greater complexity in the games and computer functions to be performed.

Furthermore, although only 2 bits of memory space in the display RAM are used to define a pixel on the display screen, the present system allows the associated pixel to be presented in one of 32 colors and one of eight different intensities. Color registers of a greater capacity than 8 bits would provide an even larger selection of colors and intensities.

The colors and intensities of the entire or portions of the screen may be changed with one instruction without changing the contents of the display RAM by changing the horizontal color boundary. The colors and intensities may also be changed by changing the data in the color registers. The screen interrupt is programmable to allow these registers to be changed after any particular scan line so that 256 color/intensity combinations may be on the screen at one time in any one field of the raster scan.

The music processor is fully digital and adapted to produce a variety of sounds including melodies and noises by loading a plurality of registers. The tones produced can be modulated to produce a vibrato effect or can be modulated by noise.

Since the cassette ROM is removable and replaceable, the programming of the system is easily modified to allow the particular game or function performed to also be changed.

The system has a basic program the listing for which is set out in Appendix A. Each game or function has a separate program (with the program listing for representative games, "Gunfight" set out in Appendix B). Each game or function can utilize the basic program routines which include routines for creating screen images including initialization, character display, coordinate conversion and object vectoring. Other routines decrement timers, play music and produce sounds. There are routines to read the keypad and control handles and input game selections and options. There are also math routines for manipulating floating binary coded decimal (BCD) numbers.

A "flow chart" for the power up sequence is given below in Table IV:

TABLE IV

5	POWER UP SEQUENCE
	Disable interrupts
	Set CONSUMER/COMMERCIAL port to CONSUMER
	IF Address 2000H=C3H
	Jump to address 2000H
	ENDIF
10	Clear all system RAM
	Clear shifter
	Set timeout count to max
	Clear music ports
	Set vertical blank
	Set interrupt mode
	Set horizontal color boundary
15	Set color ports
	Activate system interrupt routine
	IF Address 2000H=55H
	Menu Inx←Cassette menu
	ELSE
	Menu Inx←On board menu
20	ENDIF
	Call system menu routine

A flow chart describing the sequence performed to allow the user to select a game from the "menu" is set out in Table V below:

TABLE V

	SYSTEM MENU ROUTINE
30	Clear Screen
	Paint Banner
	Display 'SELECT GAME' on banner
	Line number ← 1
Display line:	Display line number at screen (character 1, line number)
	Display '.' at screen (character 2, line number)
35	Display title (menu inx) at screen (character 3, line number)
	Line number ← line number + 1
	Menu inx ← menu inx + 1
	IF title (menu inx) ≠ zero
	Go to display line
40	ENDIF
Wait:	Call system get number routine
	IF number = 0 or number ≥ line number
	Display '?' at screen (character 1, line 11)
	Go to wait
45	ENDIF
	Go to game (number)

Finally, a flow chart outlining the program for the "Gunfight" game is set out in Table VI:

TABLE VI

50	Get Max. Score
	Clear Ram
	Set vertical blank, horz. color boundary, interrupt mode
	Set colors
	Play Streets of Laredo
STRND:	Start round
	Init Bullets and timers
	Set up screen
	Display scores
	Display "Get Ready"
	Put up proper number of Cacti, Trees & Wagon
	Set up vectors so cowboys walk out
	Start interrupts
	Pause until cowboys walk out
	Erase "Get Ready"
LOOP:	Call sentry (check for a change of input)
	Call DOIT
	If bullet hit anything
	kill object and set death flag if cowboy killed
	Go to LOOP
	DOIT:

TABLE VI-continued

```

If time up for round
  Exit
  Go to STRND
Else
If Death Flag SET
  Exit
  Go to STRND
Else
If Player 1 or Player 2 Pot moved
  Update new arm angle
Else
If Player 1 or Player 2 Joystick moved
  Update new velocity
Else
If key depressed
  Coffee break
Else
If Player 1 or Player 2 trigger pulled
  Fire Bullet
Else
If 1 second has elapsed
  Update new time
ENDIF
Exit
Interrupt Routine:
  Bump all time bases
  Erase all active bullets
  Vector bullets
  Write bullets to new location
  Set each bullets hit flag if it
  hit something
  Erase next object in write QUEUE
  Vector that object
  Write that object to new location
  Put object back in QUEUE
  SCHED next interrupt
  EXIT
    
```

5 It should be noted that the computer or processor may form a part of the video processor and/or a part of the music processor so that the video processor and/or music processor may stand alone, with only minimal instructions from a central processor. This likewise may be employed for input/output processors. Thus, the term "computer" as used herein, together with its associated hardware, may be in the video, music and/or input/output processors. The so-called intelligence of the system may thus be split or divided between the individual processors and the central processor.

10 It will, of course, be understood that modifications of the present invention, in its various aspects, will be apparent to those skilled in the art, some being apparent only after study, and others being matters of routine electronic and logic design. As such, the scope of the invention should not be limited by the particular embodiment and specific construction herein described, but should be defined only by the appended claims, and equivalents thereof.

15 Various features of the invention are set forth in the following claims.

20

25

30

PROGRAM 7-80 CROSS ASSEMBLED FOR HOME VIDEO GAME SYSTEM  
 ADDR (HEX) SIML LABEL OPER (OPERAND) COMMENT

```

30 ; *****
31 ; * HOME VIDEO GAME EQUATES *
32 ; *****
33 ;
34 ; ASSEMBLY CONTROL
35 ;
>0001 36 MAXON EQU 1 ; ** SET TO 1 WHEN HARDWARE EXPAND IMPLEMENTED
>0001 37 MAXWR EQU 1 ; ** SET TO 1 WHEN NEW HARDWARE IS READY
38 ;
39 ; GENERAL EQUATES
>0000 40 NUMPH EQU 0000H
>2000 41 FIRST EQU 2000H ; FIRST ADDRESS IN CASSETTE
>0040 42 SCREEN EQU 0
>0008 43 BYTFL EQU 40 ; BYTES PER LINE
>0000 44 BITSP EQU 160 ; BITS PER LINE
45 ; STUFF IN SYSTEM DOP VECTOR
>0200 46 STIMER EQU 200H ; SECONDS AND GAME TIME, MUSIC
>0203 47 CTIMER EQU 203H ; CUSTOM TIMERS
>0206 48 FNTSYS EQU 206H ; SYSTEM FONT DESCRIPTOR
>0200 49 FNTSM EQU 200H ; SMALL FONT DESCRIPTOR
>0214 50 PKKEYS EQU 214H ; KEYMASK OF ALL KEYS
>0218 51 MENUST EQU 218H ; HEAD OF UNBOARD MENU
>021E 52 MAXSCR EQU 21EH ; ADDRESS OF 'MAX SCORE'
>0228 53 NUMPLY EQU 228H ; ADDRESS OF '# OF PLAYERS'
>0225 54 NOGAME EQU 225H ; ADDRESS OF '# OF GAMES'
55 ; BITS IN PROCESSOR FLAG BYTE
>0007 56 PSMSGN EQU 7 ; SIGN BIT
    
```

```

>0006 57 PSNZK0 EQU 6 ; ZERO BIT
>0002 58 PSHPV EQU 2 ; PARITY OVERFLOW
>0000 59 PSNCY EQU 0 ; CARRY
60 ; BITS IN GAME STATUS BYTE
>0000 61 GSETIM EQU 0
>0001 62 GSESCR EQU 1
>0007 63 GSEEND EQU 7
64 ; STANDARD VECTOR DISPLACEMENTS AND BITS
>0000 65 VVAR EQU 0 ; MAGIC REGISTER
>0001 66 VSTAT EQU 1 ; STATUS
>0002 67 VTIME EQU 2 ; TIME BASE
>0003 68 VDXL EQU 3 ; DELTA X LO
>0004 69 VDXH EQU 4 ; DELTA X HI
>0005 70 VXL EQU 5 ; X COUNT LO
>0006 71 VXH EQU 6 ; X COUNT HI
>0007 72 VXCCHK EQU 7 ; X CHECK FLAGS
>0008 73 VDYL EQU 8 ; DELTA Y LO
>0009 74 VDYH EQU 0EH ; DELTA Y HI
>000A 75 VYL EQU 0EH ; Y COUNT LO
>000B 76 VYH EQU 0EH ; Y COUNT HI
>000C 77 VYCHK EQU 0CH ; Y CHECK FLAGS
>000D 78 VVAL EQU 0EH ; OLD ADDRESS L.O.
>000E 79 VVAH EQU 0EH ; OLD ADDRESS H.O.
80 ; DISPLACEMENTS FROM START OF COORDINATE AND H
>0009 81 VLDL EQU 0 ; LO DELTA
>000A 82 VLDH EQU 1 ; HI DELTA
>000C 83 VLCL EQU 2 ; LO COUNT
>000D 84 VLCH EQU 3 ; HI COUNT
>000E 85 VLCHK EQU 4 ; CHECK BITS
86 ; BITS IN STATUS BYTE
>0007 87 VSACT EQU 7 ; VECTOR ACTIVE STATUS
>0006 88 VBLNK EQU 6 ; BLANK STATUS
89 ; BITS IN CHECK BIT MASK
>0000 90 VCLMT EQU 0 ; DO LIMIT CHECKING
>0001 91 VCRREV EQU 1 ; REVERSE DELTA ON LIMIT ATTAINED
>0003 92 VCLAT EQU 3 ; COORDINATE IS AT LIMIT
93 ; FONT TABLE DISPLACEMENTS FOR NEW CHARACTER DISPLAY ROUTINE
>0000 94 FTBASE EQU 0 ; BASE CHARACTER
>0001 95 FTFSX EQU 1 ; X FRAME SIZE
>0002 96 FTFSY EQU 2 ; Y FRAME SIZE
>0003 97 FTFSZE EQU 3 ; X SIZE OF CHAR IN BYTES
>0004 98 FTFSIZ EQU 4 ; Y SIZE IN BITS
>0005 99 FTPTL EQU 5 ; PATTERN TABLE ADDRESS LO
>0006 100 FTPTH EQU 6 ; PATTERN TABLE ADDRESS HI
101 ; BITS FOR MAGIC REGISTER WRITE OPTION BYTE
>0006 102 WRFLP EQU 6 ; WRITE WITH FLOP
>0005 103 WRXOR EQU 5 ; WRITE WITH EXCLUSIVE OR
>0004 104 WROR EQU 4 ; WRITE WITH OR
>0003 105 WRSPND EQU 3 ; WRITE WITH EXPAND
>0002 106 WRROT EQU 2 ; WRITE WITH ROTATE
>0003 107 WRSHFT EQU 03H ; MASK OF SHIFT AMOUNT
108 ; BITS OF CONTROL HANDLE INPUT PORT
>0004 109 CHRIG EQU 4 ; TRIGGER
>0003 110 CHRIGH EQU 3 ; JOYSTICK RIGHT
>0002 111 CHLEFT EQU 2 ; JOYSTICK LEFT
>0001 112 CHDOWN EQU 1 ; DOWN
>0000 113 CHUP EQU 0 ; UP
114 ; CONTEXT BLOCK REGISTER DISPLACEMENTS
>0000 115 CBIVL EQU 0 ; IV

```

```

>0001 116 CB1W EQU 1
>0002 117 CB1XL EQU 2 ; IX
>0003 118 CB1XH EQU 3
>0004 119 CBE EQU 4 ; DE
>0005 120 CBO EQU 5
>0006 121 CFC EQU 6 ; BC
>0007 122 CFB EQU 7
>0008 123 CFFLAG EQU 8 ; FF
>0009 124 CFB EQU 9
>000A 125 CBL EQU 00H ; HL
>000B 126 CAH EQU 00H
127 ; SENTRY RETURN CODE EQUATES:
>000C 128 SHUL EQU 0 ; NOTHING HAPPENED
>000D 129 SCT0 EQU 1 ; COUNTER-TIMER 1 THRU 8
>000E 130 SCT1 EQU 2
>000F 131 SCT2 EQU 3
>0010 132 SCT3 EQU 4
>0011 133 SCT4 EQU 5
>0012 134 SCT5 EQU 6
>0013 135 SCT6 EQU 7
>0014 136 SCT7 EQU 8
>0015 137 SF0 EQU 9 ; FLAG BIT 0
>0016 138 SF1 EQU 00H
>0017 139 SF2 EQU 00H
>0018 140 SF3 EQU 00H
>0019 141 SF4 EQU 00H
>001A 142 SF5 EQU 00H
>001B 143 SF6 EQU 00H
>001C 144 SF7 EQU 10H
>001D 145 SSEC EQU 11H ; SECONDS TIMER TIPS COUNTED DOWN
>001E 146 SKEYD EQU 13H ; KEY IS DOWN
>001F 147 SKEYU EQU 17H ; KEY IS UP
>0020 148 SP0 EQU 10H ; POT 0
>0021 149 SP1 EQU 10H ; POT 1
>0022 150 SP2 EQU 10H ; POT 2
>0023 151 SP3 EQU 10H ; POT 3
>0024 152 ST0 EQU 14H ; TRIGGER 0
>0025 153 ST0 EQU 15H ; JOYSTICK 0
>0026 154 ST1 EQU 16H ; SIMILARY FOR 1-3
>0027 155 ST1 EQU 17H
>0028 156 ST2 EQU 18H
>0029 157 ST2 EQU 19H
>002A 158 ST3 EQU 10H
>002B 159 ST3 EQU 11H

161 ; *****
162 ; * HOME VIDEO GAME PORT EQUATES *
163 ; *****
164 ; OUTPUT PORTS FOR VIRTUAL COLOR
>002C 165 COLOR EQU 0 ; COLOR 0 RIGHT
>002D 166 COLOR EQU 1 ; COLOR 1 RIGHT
>002E 167 COLOR EQU 2 ; COLOR 2 RIGHT
>002F 168 COLOR EQU 3 ; COLOR 3 RIGHT
>0030 169 COLOR EQU 4 ; COLOR 0 LEFT
>0031 170 COLOR EQU 5 ; COLOR 1 LEFT
>0032 171 COLOR EQU 6 ; COLOR 2 LEFT
>0033 172 COLOR EQU 7 ; COLOR 3 LEFT
>0034 173 COLOR EQU 00H ; COLOR BLOCK OUTPUT PORT
>0035 174 HORIZ EQU 9 ; HORIZONTAL COLOR BOUNDARY

```



```

X0006 175 VERN EQU 00H ; VERTICAL BLANKING LINE
176 ; OUTPUT PORTS FOR MUSIC AND SOUNDS
X0010 177 TONM0 EQU 10H ; TONE MASTER OSCILLATOR
X0011 178 TONM1 EQU 11H ; TONE A OSC.
X0012 179 TONM2 EQU 12H ; TONE B OSC.
X0013 180 TONM3 EQU 13H ; TONE C OSC.
X0014 181 VIBRA EQU 14H ; VIBRATO
X0016 182 VOLAB EQU 16H ; TONES A,B VOLUME
X0015 183 VOLC EQU 15H ; TONE C VOLUME
X0017 184 VOLN EQU 17H ; NOISE VOLUME
X0018 185 SNDPX EQU 18H ; SOUND BLOCK OUTPUT PORT
186 ; INTERRUPT AND CONTROL OUTPUT PORTS
X0040 187 INFEK EQU 00H ; INTERRUPT FEEDBACK
X000E 188 INMO0 EQU 01H ; INTERRUPT MODE
X000F 189 INLN EQU 02H ; INTERRUPT LINE
X0005 190 CONSUM EQU 03 ; CONSUMER (COMMERCIAL)
X000C 191 MREG EQU 04H ; THE NOTORIOUS MAGIC REGISTER
X0019 192 XPAND EQU 19H ; EXPANDER PIXEL DEFINITION PORT
193 ; INTERRUPT AND INTERCEPT INPUT PORTS
X0008 194 INTS1 EQU 08 ; INTERCEPT STATUS
X000A 195 VERR# EQU 0EH ; VERTICAL ADDRESS FEEDBACK
X0009 196 HORR# EQU 0FH ; HORIZONTAL ADDRESS FEEDBACK
197 ; HAND CONTROLS INPUT PORTS
X0010 198 SR0 EQU 10H ; PLAYER 0 HAND CONTROL
X0011 199 SR1 EQU 11H ; PLAYER 1 HAND CONTROL
X0012 200 SR2 EQU 12H ; PLAYER 2 HAND CONTROL
X0013 201 SR3 EQU 13H ; PLAYER 3 HAND CONTROL
X001C 202 POT0 EQU 1CH ; PLAYER 0 POT
X001D 203 POT1 EQU 1DH ; PLAYER 1 POT
X001E 204 POT2 EQU 1EH ; PLAYER 2 POT
X001F 205 POT3 EQU 1FH ; PLAYER 3 POT
206 ; KEYBOARD INPUT PORTS
X0014 207 KEY0 EQU 14H ; KEYBOARD COLUMN 0
X0015 208 KEY1 EQU 15H ; KEYBOARD COLUMN 1
X0016 209 KEY2 EQU 16H ; KEYBOARD COLUMN 2
X0017 210 KEY3 EQU 17H ; KEYBOARD COLUMN 3

212 ; *****
213 ; * HOME VIDEO GAME SYSTEM CALL INDEXES *
214 ; *****
215 ; USER PROGRAM INTERFACE
X0000 216 UP1STR EQU 0
X0000 217 INTPC EQU 1+1STR ; INTERPRET WITH CONTEXT CREATE
X0002 218 XINTC EQU INTPC+2 ; EXIT INTERPRETER WITH CONTEXT RESTORE
X0004 219 RCALL EQU XINTC+2 ; CALL ASM LANG. SUBROUTINE
X0006 220 RCALL EQU RCALL+2 ; CALL INTERPRETER SUBROUTINE
X0008 221 RETF1 EQU RCALL+2 ; RETURN FROM INTERPRETER SUBROUTINE
X000A 222 RJUMP EQU RETF1+2 ; BACKO JUMP
X000C 223 SUCK EQU RJUMP+2 ; SUCK INLINE ARGS INTO CB
224 ; SCHEDULER ROUTINES
X000C 225 SCHEDR EQU SUCK
X000E 226 ACTINT EQU SCHEDR+2 ; SET SUB TIMER
X0010 227 DECTS EQU ACTINT+2 ; DEC CTS UNDER MASK
228 ; MUSIC AND SOUNDS
X0012 229 MVMK EQU DECTS+2
X0012 230 RMUSIC EQU MVMK ; BEGIN PLAYING MUSIC
X0014 231 EMUSIC EQU RMUSIC+2 ; STOP PLAYING MUSIC
232 ; SCREEN HANDLER ROUTINES
X0016 233 SORSTR EQU EMUSIC+2

```

>0016	234	SETOUI	EQO	SETOUI	; SET SCREEN SIZE
>0018	235	COLORS	EQO	SETOUI+2	; SET COLORS
>001A	236	FILL	EQO	COLORS+2	; FILL MEMORY WITH CONSTANT DATA
>001C	237	RECTAN	EQO	FILL+2	; PRINT RECTANGLE
>001E	238	VWRITE	EQO	RECTAN+2	; WRITE RELATIVE FROM VECTOR
>0020	239	WRITE	EQO	VWRITE+2	; WRITE RELATIVE
>0022	240	WRITP	EQO	WRITE+2	; WRITE WITH PATTERN SIZE LOCK <sup>SM</sup>
>0024	241	WRIT	EQO	WRITP+2	; WRITE WITH SIZES PROVIDED
>0026	242	WRITE	EQO	WRIT+2	; WRITE ABSOLUTE
>0028	243	VBANK	EQO	WRITE+2	; BLANK AREA FROM VECTOR
>002A	244	BLANK	EQO	VBANK+2	; BLANK AREA
>002C	245	SAVE	EQO	BLANK+2	; SAVE AREA
>002E	246	RESTOR	EQO	SAVE+2	; RESTORE AREA
>0030	247	SCROLL	EQO	RESTOR+2	; SCROLL AREA OF SCREEN
	248				
>0032	249	CHDIS	EQO	SCROLL+2	; NEW DISPLAY CHARACTER
>0034	250	STRDIS	EQO	CHDIS+2	; NEW DISPLAY STRINGS
>0036	251	DISNUM	EQO	STRDIS+2	; DISPLAY NUMBER
	252				
>0038	253	RELABS	EQO	DISNUM+2	; RELATIV. TO ABSOLUTE CONVERSION
>003A	254	RELABS	EQO	RELABS+2	; NONASCII RELABS
>003C	255	VECTC	EQO	RELABS+2	; VECTOR SINGLE COORDINATE
>003E	256	VECT	EQO	VECTC+2	; VECTOR COORDINATE PAIR
	257				; HUMAN INTERFACE ROUTINES
>0040	258	HUMABK	EQO	VECT+2	
>0042	259	KTHASC	EQO	HUMABK	; KEY CODE TO ASCII
>0044	260	SENTRY	EQO	KTHASC+2	; SENSE TRANSACTION
>0046	261	DOIT	EQO	SENTRY+2	; BRANCH TO TRANSACTION ROUTER
>0048	262	DOITB	EQO	DOIT+2	; USE B INSTEAD OF A
>004A	263	PLFERR	EQO	DOITB+2	; TAKE A BREAK
>004C	264	PRINT	EQO	PLFERR+2	; DISPLAY A MENU
>004E	265	GETPROP	EQO	PRINT+2	; GET PROP. PARAMETER FROM USER
>0050	266	GETNUM	EQO	GETPROP+2	; GET NUMBER FROM USER
>0052	267	PANS	EQO	GETNUM+2	; PAUSE
>0054	268	DISTIM	EQO	PANS+2	; DISPLAY TIME
>0056	269	INCSOR	EQO	DISTIM+2	; INC SCORE
	270				; MATH ROUTINES
>0058	271	MATH	EQO	INCSOR+2	
>005A	272	INDEXN	EQO	MATH	; INDEX NIPPLE
>005C	273	STOREN	EQO	INDEXN+2	
>005E	274	INDEXN	EQO	STOREN+2	; INDEX WORD
>0060	275	INDEXB	EQO	INDEXN+2	; INDEX BYTE
>0062	276	MOVE	EQO	INDEXB+2	; BLOCK TRANSFER
>0064	277	SHIFTU	EQO	MOVE+2	; SHIFT UP A DIGIT
>0066	278	BCDADD	EQO	SHIFTU+2	; BCD ADD
>0068	279	BCDSUB	EQO	BCDADD+2	; BCD SUBTRACT
>006A	280	BCDMUL	EQO	BCDSUB+2	; BCD MULTIPLY
>006C	281	BCDDIV	EQO	BCDMUL+2	; BCD DIVIDE
>006E	282	BCDCHS	EQO	BCDDIV+2	; BCD CHANGE SIGN
>0070	283	BCDNEG	EQO	BCDCHS+2	; BCD NEGATE
>0072	284	DAADD	EQO	BCDNEG+2	; DECIMAL ADD
>0074	285	DSMG	EQO	DAADD+2	; (CONVERT TO SIGN MAGNITUDE
>0076	286	DABS	EQO	DSMG+2	; DECIMAL ABSOLUTE VALUE
>0078	287	NEG1	EQO	DABS+2	; NEGATE
>007A	288	RANGED	EQO	NEG1+2	; RANGED RANDOM NUMBER
>007C	289	QUIT	EQO	RANGED+2	; QUIT CASSETTE EXECUTION
>007E	290	SETH	EQO	QUIT+2	; SET BYTE
>0080	291	SETR	EQO	SETH+2	; SET WORD
>0082	292	MSKTD	EQO	SETR+2	; MASK TO DELTAS

```

294 ; *****
295 ; * MACROS *
296 ; *****
297 ; MACROS TO DEFINE PATTERNS
298 DEF2 MACR #AH, #AL
299 DEF2 #AH, #AL
300 DEF2 #AH
301 DEF2 #AL
302 DEF3 MACR #AH, #AL, #AC, #AD
303 DEF3 #AH, #AL
304 DEF3 #AH, #AL
305 DEF3 #AH, #AL
306 DEF3 #AH, #AL
307 DEF4 MACR #AH, #AL, #AC, #AD, #AE
308 DEF4 #AH, #AL
309 DEF4 #AH, #AL
310 DEF4 #AH, #AL
311 DEF4 #AH, #AL
312 DEF4 #AH, #AL
313 DEF5 MACR #AH, #AL, #AC, #AD, #AE, #AF
314 DEF5 #AH, #AL
315 DEF5 #AH, #AL
316 DEF5 #AH, #AL
317 DEF5 #AH, #AL
318 DEF5 #AH, #AL
319 DEF5 #AH, #AL
320 DEF6 MACR #AH, #AL, #AC, #AD, #AE, #AF, #AG, #AH
321 DEF6 #AH, #AL
322 DEF6 #AH, #AL
323 DEF6 #AH, #AL
324 DEF6 #AH, #AL
325 DEF6 #AH, #AL
326 DEF6 #AH, #AL
327 DEF6 #AH, #AL
328 DEF8 MACR #AH, #AL, #AC, #AD, #AE, #AF, #AG, #AH, #AI, #AJ
329 DEF8 #AH, #AL
330 DEF8 #AH, #AL
331 DEF8 #AH, #AL
332 DEF8 #AH, #AL
333 DEF8 #AH, #AL
334 DEF8 #AH, #AL
335 DEF8 #AH, #AL
336 DEF8 #AH, #AL
337 DEF8 #AH, #AL
338 ; MACROS TO COMPUTE CONSTANT SCREEN ADDRESSES
339 SYMDEF MACR #X, #Y ;RELATIVE LOUD
340 DEF2 #X, #Y, #X, #Y, #X, #Y
341 DEF2 #X, #Y
342 ; MACRO TO GENERATE SYSTEM CALL
343 SYSTEM MACR #NUMBER
344 DEF2 #NUMBER
345 DEF2 #NUMBER
346 DEF2 #NUMBER
347 INTDEF DEF1 1
348 INTDEF #DEF1
349 INTDEF #DEF1
350 ; MACRO TO GENERATE SYSTEM CALL WITH SUCK OPTION ON
351 SYSSUK MACR #NUMBER
352 DEF2 #NUMBER

```

```

353     DEFB #UMBA+1
354     IF #UMBA EQ INTPC
355 INTPC DEFL 1
356     ENDIF
357     ENDM
358 ; MACROS TO GENERATE MACRO INSTRUCTION CALLS
359 ; FILL SCREEN WITH CONSTANT DATA
360 FILL?  MACR #START,#BYTES,#DATA
361     DEFB FILL+1
362     DEFW #START
363     DEFW #BYTES
364     DEFB #DATA
365     ENDM
366 ; EXIT INTERPRETER WITH CONTEXT RESTORE
367 EXIT  MACR
368     DEFB XINTC
369 INTPC DEFL 0
370     ENDM
371 ; INTERPRET WITH INLINE SUCK
372 DO    MACR #CID
373     DEFB #CID+1
374     ENDM
375 ; INTERPRET WITHOUT INLINE SUCK
376 DONT  MACR #CID
377     DEFB #CID
378     ENDM
379 ; MACRO CALL FROM DOIT TABLE
380 END   EQU 000H
381 MC    MACR #A,#B,#E
382     DEFB #A+00H
383     DEFW #B
384     IF #E
385     DEFB #E
386     ENDIF
387     ENDM
388 ; REAL CALL FROM DOIT TABLE
389 RC    MACR #A,#B,#E
390     DEFB #A+40H
391     DEFW #B
392     IF #E
393     DEFB #E
394     ENDIF
395     ENDM
396 ; REAL JUMP FROM DOIT TABLE
397 JMP   MACR #A,#B,#E
398     DEFB #A
399     DEFW #B
400     IF #E
401     DEFB #E
402     ENDIF
403     ENDM
404 ; DISPLAY A STRING
405 TEXT  MACR #A,#B,#C,#D
406     DEFB STRDIS+1
407     DEFB #A
408     DEFB #C
409     DEFB #D
410     DEFW #B
411     ENDM

```

X0000

```

413 ;*****
414 ; MUSIC MACROS
415 ; NOTE DURATION FREQ(S)
416 NOTE1 MACR #DUR, #N1
417       DEFB #DUR&7FH
418       DEFB #N1
419       ENDM
420 NOTE2 MACR #DUR, #N1, #N2
421       DEFB #DUR&7FH
422       DEFB #N1
423       DEFB #N2
424       ENDM
425 NOTE3 MACR #DUR, #N1, #N2, #N3
426       DEFB #DUR
427       DEFB #N1
428       DEFB #N2
429       DEFB #N3
430       ENDM
431 NOTE4 MACR #DUR, #N1, #N2, #N3, #N4
432       DEFB #DUR
433       DEFB #N1
434       DEFB #N2
435       DEFB #N3
436       DEFB #N4
437       ENDM
438 NOTE5 MACR #DUR, #N1, #N2, #N3, #N4, #N5
439       DEFB #DUR
440       DEFB #N1
441       DEFB #N2
442       DEFB #N3
443       DEFB #N4
444       DEFB #N5
445       ENDM
446 MASTER MACR #OFFSET
447       DEFB #OH
448       DEFB #OFFSET
449       ENDM
450 ; STUFF (OUTPUT PORTS, DATA OR
451 ; OUTPUT SND%: DATA0, D1, ..., DATA17
452 OUTPUT MACR #PORT, #D0, #D1, #D2, #D3, #D4, #D5, #D6, #D7
453       IF .NOT. (<#PORT>=0)
454       DEFB #OH+(<#PORT>&7FH)
455       DEFB #D0
456       ENDF
457       IF #PORT=16#
458       DEFB #OH
459       DEFB #D7, #D6, #D5, #D4, #D3, #D2, #D1, #D0
460       ENDF
461       ENDM
462 ; SET VOICE BYTE
463 ; THE FORMAT OF THE VOICE BYTE IS
464 ; *I**I**I**I**C**V**H*
465 ; WHERE H = LOAD NOISE WITH DATA AT PC AND INC PC
466 ; V = LOAD VIATCHO AND INC PC
467 ; I = INC PC
468 ; A, B, C = LOAD TONE A, B, C WITH DATA AT PC
469 VOICES MACR #MASK
470       DEFB #OH
471       DEFB #MASK

```

```

472      ENDM
473 ; PUSH NUMBER ONTO STACK
474 PUSHN  MACR #NUMB
475      DEFB @R0H+((#NUMB-1).AND.#FH)
476      ENDM
477 ; SET VOLUMES
478 VOLUME MACR #BVL,#MC
479      DEFB @R0H
480      DEFB @R1
481      DEFB @R2
482      ENDM
483 ; CALC. RELATIVE 0-15 BEYOND SELF+1.
484 CREL   MACR #BY
485      DEFB @R0H+(@BY.AND.#FH)
486      ENDM
487 ; DEC STACK TOP AND JNZ
488 DSJNZ  MACR #ADD
489      DEFB @R0H
490      DEFB #ADD
491      ENDM
492 ; FLIP LEGATO STACHTO
493 LEGSTA MACR
494      DEFB @R0H
495      ENDM
496 REST   MACR #TIME
497      DEFB @R0H
498      DEFB @TIME
499      ENDM
500 QUIET  MACR
501      DEFB @R0H
502      ENDM
503 ; *****
504 ; * MUSIC FOURTES *
505 ; *****
506 ; NOTE VALUES
X004D 507 G0 EQU 250
X004E 508 G#0 EQU 268
X004F 509 A0 EQU 285
X0050 510 A#0 EQU 302
X0051 511 B0 EQU 320
X0052 512 C1 EQU 339
X0053 513 C#1 EQU 358
X0054 514 D1 EQU 368
X0055 515 D#1 EQU 389
X0056 516 E1 EQU 400
X0057 517 F1 EQU 441
X0058 518 F#1 EQU 430
X0059 519 G1 EQU 426
X005A 520 G#1 EQU 419
X005B 521 A1 EQU 412
X005C 522 A#1 EQU 406
X005D 523 B1 EQU 400
X005E 524 C2 EQU 391
X005F 525 C#2 EQU 389
X0060 526 D2 EQU 384
X0061 527 D#2 EQU 379
X0062 528 E2 EQU 374
X0063 529 F2 EQU 370
X0064 530 F#2 EQU 366

```

```

      531 G2 EQU 62
>0038 532 G52 EQU 59
>0037 533 H2 EQU 55
>0034 534 H52 EQU 52
>0031 535 B2 EQU 49
>002F 536 C3 EQU 46
>002C 537 C53 EQU 44
>0029 538 D3 EQU 41
>0027 539 D53 EQU 39
>0025 540 E3 EQU 37
>0022 541 F3 EQU 34
>0020 542 F53 EQU 32
>001F 543 G3 EQU 31
>001D 544 G53 EQU 29
>001B 545 H3 EQU 27
>001A 546 H53 EQU 26
>0018 547 B3 EQU 24
>0017 548 C4 EQU 23
>0015 549 C54 EQU 21
>0014 550 D4 EQU 20
>0013 551 D54 EQU 19
>0012 552 E4 EQU 18
>0011 553 F4 EQU 17
>0010 554 F54 EQU 16
>000F 555 G4 EQU 15
>000E 556 G54 EQU 14
>000D 557 H4 EQU 13
>000B 558 C5 EQU 11
>000A 559 C55 EQU 10
>0009 560 D55 EQU 9
>0008 561 F5 EQU 8
>0007 562 G5 EQU 7
>0006 563 H5 EQU 6
>0005 564 C6 EQU 5
>0004 565 D56 EQU 4
>0003 566 G6 EQU 3
>0002 567 C7 EQU 2
>0001 568 G7 EQU 1
>0000 569 G8 EQU 0
570 ; MASTER OSCILLATOR OFFSETS
>00F1 571 O00 EQU 254
>00E1 572 O00 EQU 243
>00D1 573 O01 EQU 234
>00C1 574 O01 EQU 191
>00B1 575 O01 EQU 180
>00A0 576 O00 EQU 160
>0091 577 O01 EQU 143
>0087 578 O02 EQU 71
>0073 579 O03 EQU 35
>0061 580 O04 EQU 17
>0050 581 O05 EQU 8
583 ; *****
584 ; * SYSTEM WARE GORT MEMORY CELLS *
585 ; *****
>00FF 586 URINAL EQU 00FFH
>00FF 587 MASTER EQU URINAL ; ** LOW MARKS CLEAN AND WHOLESOME TAG **
588 ;
589 ; THE FOLLOWING ORG SHOULD BE SET TO THE VALUE OF

```

```

590 ; THE TAG 'SYSTEM', THIS WILL CHASE SYSTEM RAM
591 ; TO RESIDE AT THE HIGHEST POSSIBLE ADDRESS
592 ;
593      (ORG 4FC8H)
4FC8 594      DEFS 6          ; GOT SOME LEFT STILL
>4FCE 595 PROGRAM EQU $
596 ; USED BY MUSIC PROCESSOR
4FCE 597 MUSPC: DEFS 2      ; MUSIC PROGRAM COUNTER
4FD0 598 MUSSP: DEFS 2      ; MUSIC STACK POINTER
4FD2 599 MYOLAB: DEFS 1     ; PRESET VOLUME FOR TONES A AND B
4FD3 600 MYOLNC: DEFS 1     ; PRESET VOLUME FOR MASTER OSC AND TONE C
4FD4 601 VOICES: DEFS 1     ; MUSIC VOICES
602 ; COUNTER TIMERS (USED BY DECCS,ACTINT,CTIMER)
4FD5 603 CT0:   DEFS 1     ; COUNTER TIMER 0
4FD6 604 CT1:   DEFS 1     ; 1
4FD7 605 CT2:   DEFS 1     ; 2
4FD8 606 CT3:   DEFS 1     ; 3
4FD9 607 CT4:   DEFS 1     ; 4
4FDA 608 CT5:   DEFS 1     ; 5
4FDB 609 CT6:   DEFS 1     ; 6
4FDC 610 CT7:   DEFS 1     ; 7
611 ; USED BY SENTRY TO TRACK CONTROLS
4FD0 612 CUNT:   DEFS 1     ; COUNTER UPDATE&NUMBER TRACKING
4FDE 613 SEM14S: DEFS 1     ; FLAG BITS
4FDF 614 OPOT0: DEFS 1     ; POT 0 TRACKING
4FE0 615 OPOT1: DEFS 1     ; POT 1 TRACKING
4FE1 616 OPOT2: DEFS 1     ; POT 2 TRACKING
4FE2 617 OPOT3: DEFS 1     ; POT 3 TRACKING
4FE3 618 KEYSEX: DEFS 1     ; KEYBOARD TRACKING BYTE
4FE4 619 OSW0:  DEFS 1     ; SWITCH 0 TRACKING
4FE5 620 OSW1:  DEFS 1     ; SWITCH 1 TRACKING
4FE6 621 OSW2:  DEFS 1     ; SWITCH 2 TRACKING
4FE7 622 OSW3:  DEFS 1     ; SWITCH 3 TRACKING
4FE8 623 COLLST: DEFS 2     ; COLOR LIST ADDRESS FOR P. B. AND TIMEOUT
624 ; USED BY TIMER
4FE8 625 DURAT: DEFS 1     ; NOTE DURATION
4FE9 626 TIME60: DEFS 1     ; SIXTIHS OF SEC
4FEC 627 TIMOUT: DEFS 1     ; BLKOUT TIMER
4FED 628 GTSFCS: DEFS 1     ; GAME TIME SECONDS
4FEE 629 GTIME:  DEFS 1     ; GAME TIME MINUTES
630 ; USED BY MENU
4FEF 631 RANSHI: DEFS 4     ; RANDOM NUMBER SHIFT REGISTER
4FF0 632 NUMPLY: DEFS 1     ; NUMBER OF PLAYERS
4FF1 633 INCSOR: DEFS 3     ; SCORE TO 'PLAY TO'
4FF2 634 NRDOR:  DEFS 1     ; MAGIC REGISTER LOCK OUT FLAG
4FF3 635 GAMSTA: DEFS 1     ; GAME STATE BYTE
4FF4 636 PRIOR:  DEFS 1     ; MUSIC PROTECT FLAG
4FF5 637 SEPRFLG: DEFS 1   ; SENTRY CONTROL SEIZURE FLAG
4FF6 638 UNHNGI: DEFS 2
4FFD 639 USFRTR: DEFS 2
>4FCF 640 SYSTEM EQU (SOURCE-($-PROGRAM+1))

642      LIST S
643 ; *****
644 ; * HVCSYS *
645 ; *****
646 ; ** MODIFIED TO CORRECT CALCULATOR BUG AND ASTERISK
647 ; ** AND INCSOR AND CLRNAM BUGS

```



```

20008      649 PFUG   EQU 06H      ; POT FUDGE FACTOR
217DE      650 GFSTRT EQU 17DEH    ; GUN FIGHT START ADDRESS
21328      651 CSTR1   EQU 1328H    ; CHECKMATE START ADDRESS
21020      652 CALCS1  EQU 1020H    ; CALCULATOR START ADDRESS
20E19      653 SCBST:  EQU 0E19H    ; SCRIBBLING START ADDRESS

655      ; *****
656      ; * POWER UP RESTART *
657      ; *****

0000 00    658      ORG 0
0001 F3    659      NOP          ; WAIT FOR THINGS TO SETTLE DOWN
0002 FF    660      DI
0003 D300  661      XOR  A
0005 C36100 662      OUT (CONCM),A  ; *** SET CONSUMER MODE ***
0006      663      JP  PWRUP

665      ORG 8
0008 C30720 666      ; TRANSFER CONTROL TO RESTART HANDLER
0009      667      JP  2007H    ; VECTOR OUT

000E 10    669  NUMBFS: DEFB 10H
000C 30    670      DEFB 30H
000D 10    671      DEFB 10H
000E 20    672      DEFB 20H

674      ORG 16
0010 C30020 675      JP  2000H    ; RESTART 2
0011 06    676  MENUCL: DEFB 06H    ; MENU COLORS
0014 FF    677      DEFB 0FFH
0015 07    678      DEFB 07H
0016 52    679      DEFB 52H

681      ORG 24
0018 C30020 682      JP  2000H    ; RESTART 3

684      ; NAME:      PRUSE
685      ; PURPOSE:   HALT # OF INTERRUPTS
686      ; INPUT:     B = # OF INTERRUPTS
001B FF    687  PRUSE: EI
001C 76    688      HALT
001D 10FD  689      DJNZ -1
001F 09    690      RET

692      ORG 32
0020 C31020 693      JP  2010H    ; RESTART 4

695      ; NAME: SET WORD
696      ; (HL)=DE
0023 73    697  MSETW: LD (HL),E
0024 23    698      INC HL
0025 72    699      LD (HL),D
0026 09    700      RET

702      ORG 40
0028 C31320 703      JP  2013H    ; RESTART 5

002F 210000 705  CONC2: LD HL,0      ; ZERO OUT HL
002E 09    706      RET

708      ORG 48
0030 C31620 709      JP  2016H    ; RESTART 6

0033 00    711  CKSUM: DEFB 0      ; CHECKSUM

```

```

0034 0001 713 ITRB: DEFB MACTIN ; INTERRUPT TRANSFER
0036 01 714 DEFB 1 ; ** SYSTEM REVISION LEVEL

716 ORG 56
717 ; NAME: USER PROGRAM INTERFACE
718 ; PURPOSE: TRANSFER OF CONTROL FROM USER TO SYSTEM
719 ; INPUT: ROUTINE # FOLLOWS IN.LINE AFTER RST INSTR.
720 ; IF L.O. BIT SET, LOAD ARGUMENTS IN.LINE FOLLOWING CALL
721 ; OUTPUT: NONE
722 ; STACK USE: 18 BYTES TOTAL, 16 BYTES ON EXIT
723 ; SIDE EFFECTS: REGISTERS AF, BC, DE, HL, IX, AND OLD IV SAVED
724 ; EXPLANATION:
725 ; REGISTERS AF, BC, DE, HL, IX, AND PREVIOUS IV ARE PUSHED
726 ; THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED TO
727 ; INDEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
728 ; SYSTEM ROUTINE TO CALL. IF (OPTIONAL) IN.LINE ARGUMENTS
729 ; ARE COPIED INTO THE CONTEXT AREA FOR ARGUMENT ORDERING
730 ; SEE INTERPRETER DOCUMENTATION AND APPROP. TABLES
731 ; A DUMMY RETURN IS INSERTED WHICH, WHEN RETURNED TO BY THE
732 ; SYSTEM ROUTINE, WILL RESTORE THE REGISTER CONTENTS AND
733 ; RETURN TO THE USER PROGRAM
734 ;
735 ; *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUPPLIED
736 ; ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
737 ; THEN THE USERS DISPATCH TABLE POINTER (USERTB) IS USED.
738 ; NOTE THAT THE SIGN BIT ISN'T ZAPPED BEFORE BEING
739 ; USED AS AN INDEX. THIS MEANS THAT THE USERS DISPATCH
740 ; TABLE POINTER SHOULD POINT 328 BYTES BEFORE THE FIRST ENTRY.

0038 E3 741 EX (SP),HL ; RETURN ADDRESS TO HL
0039 F5 742 PUSH AF ; CREATE CONTEXT
003A C5 743 PUSH BC
003B D5 744 PUSH DE
003C D0E5 745 PUSH IX
003E FD05 746 PUSH IV
0040 FD210000 747 LD IV,0 ; POINT IV AT CONTEXT
0044 FD19 748 ADD IV,SP
0046 7E 749 LD B,(HL) ; LOAD OPCODE
0047 23 750 INC HL
0048 117F02 751 LD DE,RETN ; DE = RETURN POINT
004B 1F 752 RRRH ; SUCK WANTED?
004C 3836 753 JR C,MINTB-$ ; JUMP IF YES
004E F5 754 INTPE: PUSH HL ; SAVE PC
004F D5 755 PUSH DE ; SAVE DUMMY RETURN
0050 21C000 756 LD HL,SYSOPT
0053 07 757 RLCB
0054 5F 758 LD E,A
0055 1600 759 LD D,0
0057 17 760 KLA ; USER TABLE WANTED?
0058 3003 761 JR NC,PUSH1-$
005A 24FD0F 762 LD HL,(USERTB) ; YES - LOAD IT
005D 19 763 PUSH1: ADD HL,DE
005E 5E 764 LD E,(HL)
005F 23 765 INC HL
0060 56 766 LD D,(HL)
0061 D5 767 PUSH DE
0062 FD0600 768 LD H,(IV+CBH)
0065 FD0E0A 769 LD L,(IV+CHL)
0068 FD5603 770 KELD: LD D,(IV+CB1XH)
006F FD5F02 771 LD E,(IV+CB1XL)

```

```

006E D5      772      PUSH DE
006F D0E1    773      POP  IX
0071 FD7E A9  774      LD   A, (IY+CBA)
0074 FD56 A5  775 DELORD: LD   D, (IY+CD)
0077 FD5E B4  776      LD   E, (IY+CE)
007A C9      777      RET                ; CALL VIA RETURN

779 ; NAME:      MACRO INTERPRETER
780 ; PURPOSE:   INTERPRETING SEQUENCES OF SYSTEM CALLS
781 ; INPUT:     ADDRESS OF STRING TO INTERPRET PASSED ON STACK
782 ; STACK USE: NO INCREASE IN DEPTH
783 ; EXPLANATION: IF (OPTIONED) (BIT 0 OF CALL INDEX SET) THE
784 ; ARGUMENT TABLE (MARGT) IS INDEXED GIVING A MASK WHICH
785 ; SPECIFIES HOW TO TRANSFER INLINE ARGUMENTS INTO THE CONTEXT
786 ; BLOCK. THIS MASK IS FORMATED AS FOLLOWS:
787 ;
788 ;
789 ; *****
790 ; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
791 ; *****
792 ; * H * L * A * IX * B * C * D * E *
793 ; *****
794 ; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING ORDER
795 ; (OMITTING UNUSED ARGUMENTS, OF COURSE)
796 ; (INDEX), IX, IXH, E, D, C, B, A, L, H
797 ;
798 ; THE SIMULATED PC IS SAVED AND A DUMMY RETURN IS
799 ; INSERTED ON THE STACK. THE UPI DISPATCHING ROUTINE IS
800 ; THEN ENTERED AT 'INTPE', WHICH EFFECTS A CONTROL TRANSFER
801 ; TO THE CALLED ROUTINE. WHEN THE CALLED ROUTINE RETURNS
802 ; IT WILL COME BACK HERE TO INTERPRET THE NEXT MACRO INSTRUCTION
803 ; NOTE THAT THIS ROUTINE IS REENTRANT, THEREFORE THE CALLED
804 ; ROUTINE MAY RECUR BACK THRU HERE, IF IT FEELS LIKE IT.
805 ; ** THE UPI HAS BEEN EXTENDED TO SUPPORT USER PROVIDED
806 ; SYSTEM ROUTINES. IF A NEGATIVE CALL INDEX IS ENCOUNTERED
807 ; BY THE INTERPRETER, AND 'SUCK INLINE' IS (OPTIONED), THE
808 ; USER MACRO ROUTINE ARGUMENT TABLE IS INDEXED FOR A
809 ; PARAMETER MASK. THE ADDRESS OF THIS TABLE IS ASSUMED
810 ; TO BE IN (UMARGT), (UMARGT+1). THIS POINTER SHOULD
811 ; POINT 64 BYTES BEFORE THE FIRST REAL ENTRY.
812 ; I.E. LD   HL, USERMT-64 ; WHERE USERMT POINTS AT FIRST ENTRY
813 ; LD   (UMARGT), HL
007B D1      814 MINTPC: POP DE ; DISCARD DUMMY RETURN FROM UPI
007C          815 RENTER:
007C E1      816      POP HL ; POP OFF PC

818 ; NAME: MCALL
819 ; PURPOSE: CALL INTERPRETER SUBROUTINE
820 ; INPUT: HL = ROUTINE ADDRESS
821 ; NOTES: ROUTINE MAY BE CALLED FROM MACHINE LANGUAGE OR
822 ; ANOTHER INTERPRETED SEQUENCE
823 ; STACK DEPTH INCREASED BY 4 BY CALL
007D 7E      824 MCALL: LD   A, (HL) ; GET OPCODE
007E 23      825      INC HL
007F C83F    826      SKI A
0080 5320 00  827      LD   DE, RENTER ; LOAD INTERPRETER DUMMY RETURN
0081 D5      828 MINTPC: PUSH DE ; SAVE DUMMY RETURN
0082 4F      829      LD   C, H ; INDEX TO C

```

```

0088 2012 830 JR 18,MINT2-4 ; JUMP IF NO LOAD WANTED
0089 EB 831 EX DE,HL
0089 0600 832 LD B,0
0089 214000 833 LD HL,MARK1 ; LOAD SYSTEM ARG TABLE
0089 CB77 834 BIT 6,A ; USE USER TABLE?
0090 2003 835 JR 2,MINT3-4 ; JUMP IF NO
0092 20E0AF 836 LD HL,(UMARG1)
0095 09 837 MINT3: ADD HL,BC ; INDEX TABLE
0096 46 838 LD B,(HL)
0097 C0F000 839 CALL MSUCK3 ; CALL SUCK ROUTINE
009A D1 840 MINT2: POP DE ; DUMMY RETURN TO DE, HL = PC
009B 79 841 LD A,C ; GET CALL INDEX BACK
009C FD4607 842 LD B,(1Y+C0B) ; RESTORE CLEARED REGISTERS
009F FD4E06 843 LD C,(1Y+C0C)
00A2 100H 844 JR INTPE-4 ; JOIN NORMAL UPI DISPATCH SEQUENCE

846 ; NAME: SUCK INLINE ARGUMENTS
847 ; PURPOSE: TRANSFER OF INLINE ARGS INTO CONTEXT BLOCK
848 ; INPUT: B = ARG LOAD MASK (SEE INTERPRETER COMMENTS)
849 ; OUTPUT: HL = UPDATED PC
850 ; EXPLANATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INSTRUCTION
851 ; IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN THE
852 ; INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE INTO THE CB
853 ; A ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'
854 ; TWO ENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO INSTRUCTION
855 ; THE OTHER FOR THE INTERPRETER TO USE
856 ; SUCK MACRO ENTRY:
00A4 E1 857 MSUCK: POP HL ; RETURN ADDRESS TO HL
00A5 D1 858 POP DE ; POP OFF PC
859 ; *** BYTE SAVING TRICK *** REPLACE WITH LD HL,REENTRY IF THINGS CHANGE
00A6 23 860 INC HL ; ADVANCE TO REENTRY (MINT0)
00A7 E5 861 PUSH HL
862 ; FALL INTO ...
00A8 C060 863 MSUCK1: BIT 4,B ; IX LOAD WANTED?
00A9 2000A 864 JR 2,MSUCK2-4 ; MSUCK2 IF NOT
00AC 1A 865 LD A,(DE)
00AD 13 866 INC DE
00AF FD7702 867 LD (1Y+CB1XL),A
00B1 1A 868 LD A,(DE)
00B2 13 869 INC DE
00B3 FD7703 870 LD (1Y+CB1XH),A
00B6 FDE5 871 MSUCK2: PUSH 1Y ; LET HL = 1Y
00B8 E1 872 POP HL
00B9 23 873 INC HL ; + 4
00BA 23 874 INC HL
00BB 23 875 INC HL
00BC 23 876 INC HL
00BD C000 877 RES 4,B ; KILL IX BIT
878 ; THE FAMOUS SUCK IN LOOP
00BF C030 879 MSUCK3: SM B
00C1 3003 880 JR NC,MSUCK5-4 ; MSUCK5 IF NOT THIS TIME
00C3 1A 881 LD A,(DE) ; GET INLINE BYTE
00C4 13 882 INC DE
00C5 77 883 LD (HL),A ; STUFF INTO CB
00C6 23 884 MSUCK5: INC HL ; BUMP CB POINTER
885 ; ** THIS CODE ASSUMES THAT STATUS OF 'SEL' IS PRESERVED
00C7 2046 886 JR NZ,MSUCK4-4 ; JUMP BACK IF NOT TO DO
00C9 EB 887 EX DE,HL ; HL = PC
00CA 19 888 RET ; THEN OUT

```

```

890 ; *****
891 ; * UPI ROUTINE ADDRESS TABLE *
892 ; *****
893 SYSOPT: DEFW MINTPC
894 DEFW MXINTC
895 DEFW MRCALL
896 DEFW MRCALL
897 DEFW MRKCT
898 DEFW MRJUMP
899 DEFW MRSLCK
900 DEFW MRRTIN
901 DEFW TIMEY
902 DEFW MRZSET
903 DEFW MRZSTP
904 DEFW MSETUP
905 DEFW MCOLOR
906 DEFW MFILL
907 DEFW MPRINT
908 DEFW MWRITE
909 DEFW MRKTR
910 DEFW MRKTP
911 DEFW MRRTI
912 DEFW MRRTA
913 DEFW MRVLAN
914 DEFW MRBLNK
915 DEFW MRSAVE
916 DEFW MRREST
917 DEFW MSCROL
918 DEFW DISPCN
919 DEFW STRNEW
920 DEFW RCDISP
921 DEFW MRCLAR
922 DEFW MRCLAR ; RELARS
923 DEFW MRVCTC
924 DEFW MRVCT
925 DEFW MRKTRB
926 DEFW MENTRY ; SENTRY
927 DEFW MRDIT ; DOLT
928 DEFW MRDITR
929 DEFW MR12BK ; P12BK
930 DEFW MRMENU
931 DEFW MRGETP
932 DEFW MRGETN
933 DEFW MRPAUSE ; PAUSE
934 DEFW MRDSTI ; DISPLAY TIME
935 DEFW MRINSC ; INC SCORE
936 DEFW MRDNIB ; INDEXN
937 DEFW MRDNIB ; STOREN
938 DEFW MRDNIB ; INDEXN
939 DEFW MRDNIB ; INDEXB
940 DEFW MRMOVE ; MOVE
941 DEFW MRSH TU
942 DEFW RCHRD
943 DEFW RCHSE
944 DEFW RCHM
945 DEFW RCHDV
946 DEFW RCHDS
947 DEFW RCHNG
948 DEFW SXRDD

```

```

0130 2903 949      DEFW SDSMG
0130 5683 950      DEFW SDSBS
013F 4083 951      DEFW SNGGT
0141 7F83 952      DEFW MRNGGE
0143 418C 953      DEFW NGOUT
0145 6C83 954      DEFW MSETB
0147 2380 955      DEFW MSETW
0149 4082 956      DEFW MMTD

958 ; MACRO ROUTINES ARGUMENT MASK TABLE
959 ; FORMAT:
960 ; *****
961 ; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
962 ; *****
963 ; * H * L * A * IX * B * C * D * E *
964 ; *****
965 ; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING ORDER
966 ; (OMITTING UNUSED ARGUMENTS, OF COURSE)
967 ; (INDEX), IXL, IXH, E, D, C, B, A, L, H

014B 00 968 MRARGT: DEFB 0 ; INTPC
014C 00 969 DEFB 0 ; XINTC
014D 00 970 DEFB 11000000H ; KCALL
014E 00 971 DEFB 11000000H ; MCALL
014F 00 972 DEFB 0 ; MRET
0150 00 973 DEFB 11000000H ; MJUMP
0151 00 974 DEFB 00000000H ; SUCK
0152 00 975 DEFB 0 ; ACINT
0153 04 976 DEFB 00000000H ; DECTS
0154 F0 977 DEFB 11110000H ; EMUSIC
0155 00 978 DEFB 0 ; EMUSIC
0156 20 979 DEFB 00000000H ; SETOUT
0157 C0 980 DEFB 11000000H ; COLSET
0158 2F 981 DEFB 00101111H ; FILL
0159 2F 982 DEFB 00001111H ; RECTAN
015A D0 983 DEFB 11010000H ; VWRTR
015B E3 984 DEFB 11100011H ; WRTR
015C E3 985 DEFB 11100011H ; WRTP
015D FF 986 DEFB 11101111H ; WRIT
015E FF 987 DEFB 11101111H ; WRITA
015F 13 988 DEFB 00000011H ; VBLANK
0160 0B 989 DEFB 11000011H ; BLANK
0161 CF 990 DEFB 11001111H ; SAVE
0162 C3 991 DEFB 11000011H ; RESTORE
0163 CF 992 DEFB 11001111H ; SCROLL
0164 77 993 DEFB 00000111H ; NEW DISCHR
0165 C7 994 DEFB 11000111H ; NEW DISSTR
0166 CF 995 DEFB 11001111H ; DISNUM
0167 20 996 DEFB 00000000H ; KEFABS
0168 20 997 DEFB 00000000H ; KEFABS
0169 14 998 DEFB 11000000H ; VECTC
016A D0 999 DEFB 11000000H ; VECT
016B 00 1000 DEFB 0 ; KCTASC
016C 03 1001 DEFB 00000011H ; SENTRY
016D C0 1002 DEFB 11000000H ; DOTT
016E C0 1003 DEFB 11000000H ; DOTTB
016F 00 1004 DEFB 0 ; P1ZMK
0170 C3 1005 DEFB 11000011H ; MENU
0171 FC 1006 DEFB 11101100H ; GET PARAMETER
0172 CF 1007 DEFB 11001111H ; GET NUMBER

```

```

0173 00 1008 DEFB 00000000 ; PAUSE
0174 07 1009 DEFB 0000011B ; DISTIM
0175 00 1010 DEFB 11000000H ; INCSCL
0176 00 1011 DEFB 11000000H ; INDEXN
0177 00 1012 DEFB 11000000H ; STOREN
0178 00 1013 DEFB 11000000H ; INDEXN
0179 00 1014 DEFB 11000000H ; INDEXR
017A CF 1015 DEFB 11001111B ; MOVE
017B 00 1016 DEFB 11001000H ; SHIFLU
017C 00 1017 DEFB 11001011B ; BCDADD
017D 00 1018 DEFB 11001011B ; BCDSUB
017E 00 1019 DEFB 11001011B ; BCDMUL
017F 00 1020 DEFB 11001011B ; BCDIV
0180 00 1021 DEFB 11001000H ; BCDCHS
0181 00 1022 DEFB 00001011B ; BCDNEG
0182 00 1023 DEFB 11001011B ; DADD
0183 00 1024 DEFB 00001011B ; DSNG
0184 00 1025 DEFB 00001011B ; DABS
0185 00 1026 DEFB 11001000H ; NEG
0186 20 1027 DEFB 00100000H ; RANGED
0187 00 1028 DEFB 00000000H ; GUIT
0188 00 1029 DEFB 11000000H ; SET BYTE
0189 03 1030 DEFB 11000011B ; SET WORD
018A 07 1031 DEFB 11000111B ; MASK TO DELTAS

1033 ; INTERRUPT ROUTINE FOR EVERYBODY
1034 ; WHO DOESN'T WANT TO WRITE THEIR OWN
1035 ; DOES 4 60TH SEC COUNTERS IN C10-3
018B F3 1036 MACTIN: DJ ; MAKE DAMN SURE WE IS OFF
018C F5 1037 PUSH AF
018D 05 1038 PUSH BC
018E 05 1039 PUSH DE
018F F5 1040 PUSH HL
0190 F05E 1041 JM 2
0191 3E00 1042 LD A, 0TAB, SHR, 8
0192 F047 1043 LD J, A
0193 3E00 1044 LD A, 200
0194 D304 1045 OUT (INLN), A
0195 3E34 1046 LD A, 0TAB&FFH
0196 D304 1047 OUT (INFRK), A
0197 000000 1048 CALL TIMEZ ; UPDATE TIMEOUT, MUSIC AND SECONDS
0198 0E00 1049 LD C, 0FH ; USE C10-3
0199 007001 1050 CALL TIMMY ; DEC C10-3
019A F1 1051 POP HL
019B D1 1052 POP DE
019C 01 1053 POP BC
019D F1 1054 POP AF
019E FB 1055 EI
019F 09 1056 RET

1058 ; ROUTINE: SENTRY
1059 ; PURPOSE: TO WAIT FOR CHANGE OF PROGRAM STATUS
1060 ; IN EITHER THE PORTS OR THE TIMER-COUNTERS.
1061 ; IN ADDITION IT CHECKS TIMEOUT FOR LONG PERIODS OF IN-
1062 ; ACTIVITY.
1063 ; ** IS VECTOR OUT FLAG SET??
01A0 3E0001 1064 MENTRY: LD A, (SENFLG)
01A1 FE00 1065 CP 0000H
01A2 001920 1066 JP Z, 20019H ; YES - JUMP OUT
01A3 3E004F 1067 LD A, (TIMEOUT) ; CHECK IF TIME TO BLAOKOUT

```

107

```

01B7 B7      1068      OR   A
01B8 262B    1069      JR   NZ, TTEST-4
01B9 AF      1070      MP1ZBK: XOR  A           ; TIME TO SHUT DOWN
01BA F3      1071      DI
01BC D315    1072      OUT  (VOLC), A         ; TURN OFF SOUNDS
01BD D316    1073      OUT  (VOLAB), A
01BE 010000  1074      LD   BC, COLBX+0*256
01C3 ED79    1075      OUT  (C), A           ; PRINT IT BLACK
01C5 10FC    1076      DJNZ -2
01C7 111402  1077      MHLF: LD   DE, AKEYS
01C8 CDF40C  1078      CALL FINDL3           ; CALL STORE DE INTO CONTEXT ROUTINE
01CD CDE501  1079      CALL TTEST           ; WAIT FOR SOMETHING TO HAPPEN
01D0 3C      1080      INC  A
01D1 20E7    1081      JR   NZ, MP1ZBK-4
01D3 FD*6090 1082      LD   (IY+CBA), 0
01D7 FB      1083      EI
01D8 2AF0AF  1084      LD   HL, (COLLST)     ; GET SAVED COLORS
01DA 22E0AF  1085      MCOLOR: LD  (COLLST), HL ; SAVE COLORS FOR FUTURE
01DE 010E00  1086      LD   BC, 800H+COLBX
01E1 ED03    1087      OTIR                  ; RESET THE COLORS
01E3 AF      1088      XOR  A
01E4 C9      1089      RET
01E5 CDE003  1090      TTEST CALL TRCHK
01E8 FD7709  1091      LD   (IY+CBA), A
01EA FD7007  1092      LD   (IY+CBA), A
01EE FE13    1093      CP   SKVD
01F0 D8      1094      RET  C
01F1 FE1C    1095      CP   FOTO
01F3 D0      1096      RET  NC
01F4 3EFF    1097      LD   HL, AFFH
01F6 32E0AF  1098      LD   (TIMOUT), A
01F9 C9      1099      RET

01FA C400    1101      CALCL: DEFW SCHL
01FC D000    1102      DEFW FNCHL
01FE 2010    1103      DEFW CHLST           ; START OF CALCULATOR

1105      ; SYSTEM ROUTINES JUMP VECTOR
1106      ORG 200H
0200 C3A004  1107      JP   TIMEZ           ; DO TIMER & MUSIC
0203 C37004  1108      JP   TIMEX           ; DECTMR

0206 20      1110      SYSPM: DEFB 20H
0207 00      1111      DEFB 8
0208 00      1112      DEFB 8
0209 01      1113      DEFB 1
020A 07      1114      DEFB 7
020B E400    1115      DEFW LRCHR

020D 00      1117      SMLENT: DEFB 00H
020E 04      1118      DEFB 4
020F 06      1119      DEFB 6
0210 01      1120      DEFB 1
0211 05      1121      DEFB 5
0212 0F00    1122      DEFW SMLECHR

1124      ; ALLKEYS MASK
0214 3F      1125      AKEYS  DEFB 3FH
0215 3F      1126      DEFB 3FH

```



```

0216 3F 1127 DEFH 3FH
0217 3F 1128 DEFH 3FH

1130 ; HEAD OF ONBOARD MENU
0218 FF00 1131 GUNLNK: DEFH C0H
0219 FF00 1132 DEFH 00H
021C DF17 1133 DEFH GFSTR1
021E 4D415820 1134 DEFH 'MAX SCORE'
0227 00 1135 DEFH 0
0228 2320AF46 1136 DEFH '# OF PLAYERS'
0234 00 1137 DEFH 0
0235 2320AF46 1138 DEFH '# OF GAMES'
023F 00 1139 DEFH 0

1141 ; NAME: CONVERT MASK TO DELTAS
1142 ; INPUT: H = JOYSTICK MASK
1143 ; C = FLOP STATUS (MR FLOP BIT SET IF FLOP WANTED)
1144 ; DE = X POSITIVE DELTA
1145 ; HL = Y POSITIVE DELTA
0240 CD5602 1146 MMTD: CML CONCL ; HANDLE Y
0243 EB 1147 EX DE,HL
0244 C871 1148 BIT MFLOP,C ; FLOP SET?
0246 2607 1149 JR Z,MMTD2-4 ; YES - DO IT
0248 78 1150 LD R,R ; NO - GET MASK
0249 E603 1151 AND 3
024B 2601 1152 JR Z,MMTD1-4
024D 2F 1153 CPL ; INVERT IF NOT ZERO
024E 47 1154 MMTD1: LD R,R
024F CD5602 1155 MMTD2: CML CONCL ; PROCESS X
0252 EB 1156 EX DE,HL
0253 C3E008 1157 JP STHL,DE ; STORE HL,DE AND QUIT

1159 ; SUBROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HL
0256 C808 1160 CONCL: RRC B
0258 300A 1161 JR NC,CONCL-4 ; JUMP IF NOT UP
025A 7D 1162 LD R,L
025B 2F 1163 CPL
025C 6F 1164 LD L,A
025D 7C 1165 LD R,H
025F 2F 1166 CPL
0261 67 1167 LD H,A
0260 23 1168 INC HL
0261 C808 1169 RRC B
0263 C9 1170 RET
0264 C808 1171 CONCL: RRC B ; DOWN SET?
0266 D8 1172 RET C ; QUIT IF SO
0267 C3E008 1173 JP CONCL2 ; JUMP TO ZERO OUT

1175 ; NAME: SCROLL MEMORY BLOCK
1176 ; INPUT: B = NUMBER OF LINES TO SCROLL
1177 ; C = NUMBER OF BYTES ON LINE TO SCROLL
1178 ; DE = LINE INCREMENT
1179 ; HL = FIRST LINE TO SCROLL
026A AF 1180 MSCROL: XOR A
026B C5 1181 MSCRL1: PUSH BC ; SAVE COUNTERS
026C D5 1182 PUSH DE
026D 47 1183 LD R,A

```

026E EB	1184	EX DE,HL	
026F 19	1185	ADD HL,DE	; ADD INCREMENT TO LINE
0270 E5	1186	PUSH HL	
0271 EDBH	1187	LDIR	; ZZZZHH!
0272 E1	1188	POP HL	
0273 D1	1189	POP DE	
0275 C1	1190	POP BC	
0276 10H3	1191	DJNZ INCRJ-1	
0278 C9	1192	RET	
	1194	; NAME:	MACRO INTERPRETER EXIT WITH CONTEXT RESTORE
	1195	; PURPOSE:	QUIT INTERPRETING AND GO HOME
0279 E1	1196	MXINTC: POP HL	; THROW OUT DUMMY RETURN
	1197	; NAME:	RETURN FROM SYSTEM CALL
	1198	; PURPOSE:	RETURNING TO USER AND RESTORATION OF REGISTERS
027A E1	1199	RETN: POP HL	; RETURN ADDRESS TO HL
027B FDE1	1200	POP IY	
027D DDE1	1201	POP IX	
027F D1	1202	POP DE	
0280 C1	1203	POP BC	
0281 F1	1204	POP AF	
0282 E3	1205	EX (SP),HL	; STX=RETURN, HL=OLD HL
0283 C9	1206	RET	
	1208	; NAME:	BCD DIVIDE
	1209	;	
0284 C0C0C2	1210	BCDIV: CALL GNACC	; GENERATE ACCUMULATOR
0287 E3	1211	EX (SP),HL	; HL = ACC, TOP = ARG2
0288 C5	1212	PUSH BC	
0289 0600	1213	LD B,0	
028B 79	1214	LD A,C	
028C C0C9	1215	SRL C	
028E 09	1216	ADD HL,BC	
028F 4F	1217	LD C,A	
0290 EB	1218	EX DE,HL	; HL = ARG3, DE = ACC
0291 EDE0	1219	LDIR	; HL = ARG3, FLAG+1
0293 C1	1220	POP BC	
0294 D1	1221	POP DE	
0295 2B	1222	DEC HL	; ** FIX **
0296 E3	1223	EX (SP),HL	; HL = ARG2, TOP = ARG3 FLAG
0297 C5	1224	PUSH BC	
0298 0600	1225	LD B,0	
029A 09	1226	ADD HL,BC	; HL = ACC+SIZE/2
029B C1	1227	POP BC	
029C 00	1228	DEC C	; ** FIX ** DECREMENT SIZE
029D EB	1229	EX DE,HL	; HL = ARG2, DE = ACC, TOP = ARG3 FLAG
029F 1B	1230	DEC DE	; ** FIX **
029F 1B	1231	DIV3: DEC DE	
02A0 AF	1232	XOR A	
02A1	1233	SYSTEM NEG1	; ARG2 = -ARG2 (105 COMP)
02A3	1234	DIV2: SYSTEM DADD	; SUBTRACT UNTIL BORROW
02A5 30A4	1235	JR C,DIV3-4	
02A7 30	1236	INC A	; OR UNTIL LOOP COUNT > 99
02A8 27	1237	DAA	
02A9 30A8	1238	JR NZ,DIV2-4	
02AB E1	1239	POP HL	
02AC 36FF	1240	LD (HL),0FH	
02AD C1	1241	POP BC	

```

0208 186H 1242 JR MULT6-4
0209 1243 DIVC: SYSTEM DADD
020A 1244 SYSTEM DADD
020B E3 1245 EX (SP),HL ; HL = ARG1
020C 2A 1246 DEC HL
020D 77 1247 LD (HL),A ; SAVE ANSWER IN ARG1
020E E3 1248 EX (SP),HL
020F 00 1249 DEC C
0210 200C 1250 JR NZ, DIV1-4
0211 F1 1251 POP HL
0212 01 1252 POP BC
0213 1855 1253 JR DIV4-4
1254 ; SUBROUTINE TO GENERATE ACCUMULATOR ON THE STACK
0214 DDE1 1255 (GNACC: POP IX
0215 4F 1256 XOR A
0216 4F 1257 LD C, A
0217 04 1258 SYSTEM DABS ; ARG1=ABS VALUE
0218 EB 1259 EX DE, HL
0219 07 1260 SYSTEM DABS ; ARG2=ABS VALUE
021A EB 1261 EX DE, HL ; FLAG=1 IF NEG ARG1, ELSE POS
021B 67 1262 LD H, A
021C 6F 1263 LD L, A
021D 78 1264 LD B, B
021E E5 1265 MULT1: PUSH HL ; GENERATE ACC ON STACK
021F 10FD 1266 DJNZ MULT1-4
0220 47 1267 LD B, A ; RESTORE SIZE
0221 39 1268 ADD HL, SP
0222 C5 1269 PUSH BC ; SAVE SIGN
0223 E5 1270 PUSH HL ; SAVE STACK POINTER
0224 E5 1271 PUSH HL ; SAVE ACC POINTER
0225 FD6000 1272 LD H, (IV+CND) ; RESTORE ARG1 POINTER
0226 FD6000 1273 LD L, (IV+CBL)
0227 48 1274 LD C, B
0228 DDE9 1275 JP (IX)
1276 ; DECIMAL MULTIPLY
1277 ; GIVEN: DE=ARG1, HL=ARG2, B=SIZE/2
1278 ; (SIZE/2-1 ASSUMED EVEN)
1279 ; RETURNED: ARG1=ANSWER, C=0 ON OVERFLOW
1280 ;
1281 ;
022E CDC002 1282 BCML: CHL (GNACC ; GENERATE ACCUM
022F 7E 1283 MULT2: LD B, (HL) ; B=MULT LOOP COUNT
0230 23 1284 INC HL
0231 E3 1285 EX (SP), HL ; HL>DEC ACC
0232 A7 1286 AND A ; IF A=0, SKIP MULT LOOP
0233 2809 1287 JR Z, MULT4-4
0234 EB 1288 EX DE, HL
0235 08 1289 MULT3: SYSTEM DADD ; ELSE MULTIPLY
0236 A7 1290 AND A ; CLEAR THE CARRY BIT
0237 30 1291 DEC A ; DECIMAL INCREMENT
0238 27 1292 DAA
0239 2009 1293 JR NZ, MULT3-4
023A EB 1294 EX DE, HL
023B 23 1295 MULT4: INC HL ; INCREMENT DECIMAL ACC
023C E3 1296 EX (SP), HL ; HL>ARG2?
023D 00 1297 DEC C
023E 200C 1298 JR NZ, MULT2-4
023F F1 1299 POP HL
0240 F1 1300 POP BC ; RESTORE STACK POINTER

```

```

02F7 C3 1304 POP A ; RESTORE SIGN
02F8 D5 1305 PUSH DE
02F9 C5 1306 PUSH BC
02FA 48 1307 LD C,B
02FB 0600 1308 LD B,0
02FD C8C9 1309 SRL C
02FF 09 130A ADD HL,BC
0300 C8C1 130B SRA C
0302 F0E0 130C LDIR
0304 C1 130D POP BC
0305 C5 130E PUSH BC ; CHECK FOR OVERFLOW
0306 C8C8 130F SRL B
0308 0F 1310 XOR A
0309 06 1311 MULT5: OR (HL)
030A 23 1312 INC HL
030B 10FC 1313 DJNZ MULT5-$
030D 07 1314 AND A ; SET FLAGS
030E 2003 1315 JR Z,MULT7-$
0310 3EFF 1316 LD A,0FFH
0312 12 1317 LD (DE),A
0313 C1 1318 MULT7: POP BC ; CHECK SIGN AND
0314 F1 1319 POP HL
0315 C841 131A DIV4: BIT 0,C ; NEGATE ARG1 IF NECESSARY
0317 2002 131B JR Z,MULT6-$
0319 131C SYSTEM BCDCBS
031B E1 131D MULT6: POP HL ; RESTORE ORIGINAL STACK POINTER
031C 10FD 131E DJNZ MULT6-$
031E C9 131F RET
1320 ; BCD SUBTRACT & ADD
1321 ;
1322 ; GIVEN: DE>ARG1, HL>ARG2
1323 ; RETURNED: ARG1=ANSWER
1324 ;
1325 ;
1326 ;
1327 ;
1328 ;
1329 ;
1330 ;
1331 ;
1332 ;
1333 ;
1334 BCD5B: SYSTEM BCDCBS
1335 BCD4D: SYSTEM BCONEG
1336 EB EX DE,HL
1337 SYSTEM BCONEG
1338 EB EX DE,HL
1339 SYSTEM DADD
1340 ; AND FALL INTO
1341 ;
1342 ;
1343 ; DECIMAL SIGNED MAGNITUDE
1344 ;
1345 ; GIVEN: DE>ARG (10'S COMPLEMENT)
1346 ; RETURNED: ARG (SIGNED MAGNITUDE)
1347 ;
1348 ;
1349 SD&MG: LD L,B ; HL>ARG+1 (SIGN BYTE)
1350 DEC L
1351 LD H,0
1352 ADD HL,DE
1353 LD B,(HL) ; IF POS (SIGN NIBBLE=0)
1354 CP 50H
1355 RFT C ; EXIT
1356 EB EX HL,HL
1357 SD&MG: LD H,0 ; ELSE 10'S COMPLEMENT
1358 SBC H,(HL)
1359 DAA

```

0337 77	1360	LD (HL),A	
0338 23	1361	INC HL	
0339 10F8	1362	DJNZ SDSM0-4	
033A 28	1363	DEC HL	;ADD SET SIGN BIT
033C 7F	1364	LD H,(HL)	
033D F648	1365	OR R0H	
033E 77	1366	LD (HL),A	
0340 19	1367	RET	
	1368	;	
	1369	;	
	1370	;BCD NEGATE	
	1371	;	
	1372	;GIVEN: DE*ARG (SIGNED MAGNITUDE)	
	1373	;	B=SIZE/2+1
	1374	;RETURNED: ARG (10'S COMPLEMENT)	
	1375	;	
0341 68	1376	BCDNG: LD L,B	;HL*ARG+8-3 (SIGN BYTE)
0342 20	1377	DEC L	
0343 2600	1378	LD H,0	
0345 19	1379	ADD HL,DE	
0346 0B7E	1380	BIT 7,(HL)	;EXIT IF POS
0348 08	1381	RET Z	
0349 3600	1382	LD (HL),0	;CLEAR SIGN BYTE
034B FB	1383	EX DE,HL	
034C FF	1384	SNEG: XOR A	;CLEAR CARRY
034D 3E00	1385	BCDNG1: LD A,0	;ELSE 10'S COMPLEMENT
034F 9F	1386	SRC A,(HL)	
0350 27	1387	DAA	
0351 77	1388	LD (HL),A	
0352 23	1389	INC HL	
0353 10F8	1390	DJNZ BCDNG1-4	
0355 19	1391	RET	
	1392	;	
	1393	;	
	1394	;DECIMAL RESOLVE	
	1395	;	
	1396	;GIVEN: DE*ARG (SIGNED MAGNITUDE)	
	1397	;	B=SIZE/2+1
	1398	;RETURNED: C=C+1 IF SIGN BIT CLEARED	
	1399	;	
0356 68	1400	SDH05: LD L,B	
0357 2600	1401	LD H,0	
0359 20	1402	DEC L	
035A 19	1403	ADD HL,DE	
035B 0B7E	1404	BIT 7,(HL)	
035D 08	1405	RET Z	
035F 3600	1406	LD (HL),0	
0360 FD006	1407	INC (IV+00C)	
0362 19	1408	RET	
	1409	;	
	1410	;	
	1411	;BCD CHANGE SIGN	
	1412	;	
	1413	;GIVEN: HL*ARG B=SIZE/2+1	
	1414	;	(SIGNED MAGNITUDE)
	1415	;RETURNED: HL*SIGN BIT COMPLEMENTED	
	1416	;	
0364 48	1417	BCD05: LD C,H	
0365 0600	1418	LD B,0	

```

0367 00 1419 LD C
0368 09 1420 ADD HL,BC
0369 7E 1421 LD A,(HL)
036A FE00 1422 XOR AH
      1423 ; NAME: SET BYTE
036C 77 1424 MSHL: LD (HL),A
036D 09 1425 RET
      1426 ;
      1427 ;
      1428 ; DECIMAL ADD
      1429 ;
      1430 ; GIVEN: DE>ARG1 HL>ARG2 (10'S COMPLEMENT)
      1431 ; B=SIZE/2+1
      1432 ; RETURNED: ARG1=ARG2-1 (10'S COMPLEMENT)
      1433 ;
036E FF 1434 SDA00: XOR A
036F 1A 1435 SDA01: LD A,(DE)
0370 0E 1436 ADC AB,(HL)
0371 27 1437 DAA
0372 12 1438 LD (DE),A
0373 13 1439 INC DE
0374 23 1440 INC HL
0375 10F8 1441 DJNZ SDA00-$
0377 FE99 1442 CP 99H ; ** FIX **
0379 17 1443 RLA ; ** FIX **
037B 2F 1444 CPL ; ** FIX **
037E FD7008 1445 LD (IV+CHFLAG),A ; SEND BACK STATUS FROM DADD
037E 09 1446 RET

```

```

1448 ; NAME: RANGED RANDOM NUMBER
1449 ; INPUT: A = RANGE
1450 ; OUTPUT: A = RANDOM NUMBER (0 TO RANGE-1)

```

```

037E F5 1451 MRANGE: PUSH AF
0380 29EF4F 1452 LD HL,(RANSH1)
0383 0D0C03 1453 CALL SHIFTR
0386 001700 1454 LD BC,23
0389 09 1455 ADD HL,BC
038A 0A 1456 ADC A,D
038B 22EF4F 1457 LD (RANSH1),HL
038E 29F14F 1458 LD HL,(RANSH1+2)
0391 5F 1459 LD E,A
0392 0D0C03 1460 CALL SHIFTR
0395 19 1461 ADD HL,DE
0396 22F14F 1462 LD (RANSH1+2),HL
0399 5A 1463 LD E,D
039A EB 1464 EX DE,HL
039B F1 1465 POP AF
039C A7 1466 AND A
039D 4F 1467 LD C,A
039F 7B 1468 LD A,D
03A1 2800 1469 JR Z,K1-$
03A1 AF 1470 STOP A
03A2 19 1471 K1: ADD HL,DE
03A3 2000 1472 JR NC,K2-$
03A5 3C 1473 INC A
03A6 00 1474 K2: DEC C
03A7 2009 1475 JR NZ,K1-$
03A8 030100 1476 K3: JP 0A,POG

```

121

```

038C 41 1477 SHIFTR: LD B,H
038D 4D 1478 LD C,I
038E AF 1479 XOR A
038F 1687 1480 LD D,7
0391 29 1481 SHL: ADD H,H
0392 17 1482 RLA
0393 15 1483 DEC D
0394 264B 1484 JR NZ,SHL-4
0396 09 1485 ADD HL,BC
0397 8A 1486 ADC H,D
0398 09 1487 RET
    
```

```

1489 ; NAME: SAVE AREA
1490 ; INPUT: HL = SCREEN ADDRESS
1491 ; DE = SAVE AREA ADDRESS
1492 ; BC = Y,X SIZE OF AREA TO SAVE
1493 ; NOTES: THE SIZES OF THE OBJECT ARE SAVED IN THE
1494 ; THE FIRST TWO BYTES OF THE SAVE AREA.
    
```

```

0399 EB 1495 MSAVE: EX DE,HL
039A 71 1496 LD (HL),C ; SET X SIZE
039B 23 1497 INC HL
039C 78 1498 LD (HL),B ; SET Y SIZE
039D 23 1499 INC HL
039E AF 1500 XOR A
039F EB 1501 EX DE,HL
03A0 08A4 1502 SET 6,H ; SET NONMASCOT ADDRESS
03A2 05 1503 MSAVE: PUSH BC
03A3 05 1504 PUSH HL
03A4 47 1505 LD B,A
03A5 ED8A 1506 LD)R
03A7 01 1507 POP HL
03A8 0E28 1508 LD C,BYTEPL
03A9 09 1509 ADD HL,BC
03AB 01 1510 POP BC
03AC 10A4 1511 DJNZ MSAVE-4
03AD 09 1512 RET
    
```

```

1514 ; NAME: PROGRAM OUTPUT PORT SETUP
1515 ; PURPOSE: TO SET CONTROL VARS, ETC
1516 ; TRAP: B=HOKRB, D=VERBL, F=INMOD
    
```

```

03AF 0E69 1517 MSETUP: LD C,HOKRB ; GET BASE PORT NUMBER
03B1 08A4 1518 OUT (C),B ; HOKRB
03B3 0C 1519 INC C ;
03B4 ED8A 1520 OUT (C),D ; VERBL
03B6 030F 1521 OUT (INMOD),A
03B8 09 1522 RET
    
```

```

1524 ; NAME: TEST FOR TRANSITIONS
1525 ; FUNCTION: TO LOOK FOR CHANGES IN THE PORTS, ETC.
1526 ; RETURNS: A=0 NO CHANGE
1527 ; 1-8 COUNTER TIMERS HIT 0
1528 ; 9-C = PORT-C CHANGED
1529 ; D = A SECONDS UP
1530 ; E= KEYBOARD CHANGED (E=0-24)
1531 ; F-16 : TRIGGERS - 13133
1532 ; RETURNS NEW VALUE IN B
    
```

```

03B9 5F 1533 CTRP LD E,(HL)
    
```

0300	010100	1534		LD	BC, 000H	
0300	79	1535	CC1P	LD	A, C	; GET MASK
0300	00	1536		MOVA		
0300	4F	1537		LD	C, H	
0300	03	1538		AND	E	; CHECK IF CT BIT =1
0300	2003	1539		JR	NZ, CC10-4	
0300	1008	1540		DJNZ	CC1P-4	
0300	09	1541		RET		
0300	00	1542	CC10	XOR	E	; MASK OUT BIT IN QUESTION
0300	77	1543		LD	(HL), A	; PUT BACK THE CTFLAGS OR SEMI45
0300	78	1544		LD	A, B	
0300	82	1545		ADD	A, D	
0300	F1	1546		POP	HL	; OLD RET ADDR
0300	09	1547		RET		
0300	2025	1548	TRCHK	JR	Z, TSEX-4	; SKIP COUNTER-TIMERS AND POTS?
0300	2100F	1549		LD	HL, COUNT	; GET COUNTER TIMERS STATUS
0300	1600	1550		LD	D, 0	
0300	000903	1551		CALL	CTLP	; COUNTER TIMERS
0300	1600	1552		LD	D, 8	
0300	23	1553		INC	HL	
0300	000903	1554		CALL	CTLP	; SEMI45
0300	011004	1555		LD	BC, 400H+POT0	
0300	23	1556	TH OP	INC	HL	; -> MPOT0
0400	ED78	1557		IN	A, (C)	
0400	5E	1558		LD	E, (HL)	; GET MPOT
0400	93	1559		SUB	E	
0400	2005	1560		JR	C, PH01-4	; NEW ONE LESS THAN OLD
0400	1600	1561		SUB	PFUG	; FUDGE BOUNCE FACTOR
0400	2006	1562		JR	C, FFL0P-4	; NEW MORE THAN OLD+4
0400	30	1563		INC	A	
0400	83	1564	PH01	ADD	A, E	
0400	77	1565		LD	(HL), A	
0400	47	1566		LD	B, A	
0400	79	1567		LD	A, C	
0400	09	1568		RET		
0410	00	1569	FFL0P	INC	C	
0410	1000	1570		DJNZ	FFL0P-4	
		1571				; NOW TEST SECONDS
0410	20F0F	1572	TSEX	LD	HL, KEYSEX	; HL = KEYSEX
0410	7E	1573		LD	A, (HL)	
0410	1E7E	1574		R11	Z, A	
0410	2006	1575		JP	Z, TKEYS-4	
0410	1E7E	1576		RES	Z, A	
0410	77	1577		LD	(HL), A	
0410	3E11	1578		LD	A, SSEC	; SECS
0420	09	1579		RET		
		1580				; NOW TEST KEYBOARD
0420	F5	1581	TKEYS	PUSH	HL	
0420	0D7400	1582		CALL	DEL0ND	
0420	FB	1583		EX	DE, HL	
0420	011704	1584		LD	BC, 400H+KEYS	
0420	11004F	1585		LD	DE, OFF00H	; SET RTI COUNTER+COLUMN
0420	ED78	1586	MSK1	IN	A, (C)	
0420	0E	1587		AND	(HL)	; CHECK AGAINST MASK
0420	2004	1588		JR	NZ, MSENK2-4	
0420	0D	1589		DEC	C	; NEXT PORT
0420	10	1590		INC	E	; AND COLUMN
0420	23	1591		INC	HL	; AND MASK
0420	1006	1592		DJNZ	MSK1-4	



```

0436 78 1593 LD R,B ; NOTHING DOWN
0437 1F12 1594 LD E,SKVD
0439 1808 1595 JR MSENK1-4
043B 14 1596 MSENK2 INC D ; BIT COUNTER
043C 0F 1597 RROCA
043D 30FC 1598 JR NC,MSENK2-4
043F 7H 1599 LD R,D
0440 07 1600 RLOCA ; KEY=BIT*4
0441 07 1601 RLOCA
0442 83 1602 AND R,E ; + COLUMN
0443 3C 1603 INC R ; PLUS 1
0444 1E13 1604 LD E,SKVD
0446 E3 1605 MSENKE POP HL
0447 FE 1606 XOR (HL) ; KEY=KEY?
0448 E67F 1607 AND 7FH
044A 2807 1608 JR Z,HANDLE-4
044C FE 1609 XOR (HL)
044D 77 1610 LD (HL),H
044E E67F 1611 AND 07FH
0450 47 1612 LD B,A
0451 78 1613 LD R,E ; KEYBOARD RETURN CODE
0452 C9 1614 RET
1615 ; NOW TEST HANDLES
0453 001004 1616 HANDLE: LD NC,0004H504
0456 23 1617 SHL OP INC HL ; -> 0504
0457 ED78 1618 IN R,(C)
0459 FE 1619 XOR (HL) ; COMPARE THE 2
045A 2005 1620 JR NZ,SHIFT-4
045C 0C 1621 INC C
045D 1047 1622 DJNZ SHL OP-4 ; NO CHANGE
045F 78 1623 LD R,B ; RETURN 0
0460 C9 1624 RET
0461 C867 1625 SHIFT: BIT 4,H ; TEST TRIGGER
0463 2800 1626 JR Z,JOYS-4 ; NO TRIG MUST BE JOYSTICK
0465 E610 1627 AND 10H ; FILTER OUT TRIGGER
0467 FE 1628 XOR (HL) ; UPDATE VALUE
0469 77 1629 LD (HL),H
046A E610 1630 AND 10H
046B 47 1631 LD B,H
046C 79 1632 LD A,C ; GET PORT NUMBER
046D 07 1633 RLOCA ; *2
046E D800 1634 SUB 08H
0470 C9 1635 RET
0471 FE 1636 JOYS: XOR (HL)
0472 77 1637 LD (HL),H ; NO CHANGE IN TRIG SO STORE STRAIGHT
0473 E60F 1638 AND 0FH ; TAKE OFF TRIGGER
0475 47 1639 LD B,H
0476 79 1640 LD A,C
0477 07 1641 RLOCA ; *2
0478 D800 1642 SUB 08H
047A C9 1643 RET

1645 ; TIMEX
1646 ; INPUTS HL-> TIME BASE IN RAM
1647 ; I=TIME BASE MODULUS
1648 ; C=MASK AS IN DECCS
1649 ; PURPOSE: TO DECR TIMEBASE AND IF 0 RESET IF AND DECR
1650 ; COUNTER TIMERS

```

```

0478 35 1651 TIMEX: DEC (HL) ; DEC-TIMEBASE
047C 08 1652 RET NZ
047D 78 1653 LD (HL),B ; RESET TIMEBASE

;
1655 ; NAME: DECREMENT COUNTER TIMERS
1656 ; INPUTS: C=MASK
1657 ; USED BY ACINT AND DECTS TO DECREMENTS CTS UNDER MASK
1658 ; MASK= *76543210*, IF BIT=1 THEN DEC (CORRESPONDING
1659 ; CTR, IF BIT=0 LEAVE CTR ALONE
1660 ; NOTE: ALL COUNTERS ARE RUN IN BCD FOR EASY DISPLAY
047E 0608 1661 TIMEY: LD B,B ; NO OF BITS
0480 21D54F 1662 LD HL,C10 ; -> TO COUNTER TIMERS
0483 1600 1663 LD D,0 ; RESULTS
0485 0C09 1664 TIMP: SBC C ; CHANGE THIS TIMER?
0487 3004 1665 JR NC,F1LP-$
0489 7E 1666 LD A,(HL) ; GET THE TIMER
048A B7 1667 OR A ; IS IT ZERO ALREADY?
048B 2806 1668 JR Z,F1LP-$
048D 3D 1669 DEC A
048E 27 1670 DAA
048F 2000 1671 JR NZ,+3
0491 37 1672 SBC
0492 77 1673 LD (HL),A ; STORE NEW VALUE
0493 23 1674 F1LP: INC HL
0494 0B04 1675 RR D ; ROTATES IN CARRY FLAG
0496 30E0 1676 DJNZ TIMP-$
0498 80 1677 LD A,(COUNT) ; COUNTER UPDATE#NUMBER TRACKER
0499 80 1678 OR D
049C 32D04F 1679 LD (COUNT),A
049E 09 1680 RET

1682 ; NAME: TIMER ROUTINE
1683 ; PURPOSE: TO UPDATE GATE TIME, TIMEOUT AND MUSIC
1684 ; INPUTS OUTPUTS: NONE
1685 ; NOTE: PUSH YOUR REGISTERS (A,B,C,D,E,HL)
1686 TIMEZ: ; ASSURES YOU PUSH DE REGS
0498 21F94F 1687 LD HL,PTR0 ; PRIORITY=TICKS
049C 0B0F 1688 BIT 3,(HL) ; CHECK IF TICKS OVERRUN
049E 00 1689 RET NZ ; RETURN
049F 0B0E 1690 SET 3,(HL)
0498 0B 1691 EX DE,HI
1692 ; *SIXTYVTH OF A SECOND INTERRUPT*
0498 21F04F 1693 LD HL,DUR01 ; NOTE TIMER
049C 7E 1694 LD A,(HL) ; =0 SKIP
049D B7 1695 OR A
049F 2801 1696 JR Z,SIXY-$
0498 35 1697 DEC (HL)
049D 2000 1698 JR NZ,STAK0-$
049C 05 1699 PUSH HL
049D 0D05 1700 PUSH IX
049E 0D05 1701 CALL MUZ0PM ; =0 DO NEXT NOTE
0498 0D03 1702 POP IX
049C 05 1703 POP HL
049C 180E 1704 JR SIXY-$
049E 0B 1705 STAK0: EX DE,HI
049F 0B7E 1706 BIT 7,(HL)
049D 0B 1707 EX DE,HL

```

129

```

0402 2000 1708 JR NZ,SIXY-4
0404 3D 1709 DEC A
0405 3D 1710 DEC A ; =1 QUIET NOTE
0406 2000 1711 JR NZ,SIXY-4
1712 ; A=0
0408 D316 1713 OUT (VOUCHR),A
040A D315 1714 OUT (VOUTC),A
040C 23 1715 SIXY: INC HL
040D 35 1716 DEC (HL) ; IF(=THRE600)
040E F20205 1717 JP P,GOUT ; ELZ (NNFRD)
040F 363B 1718 LD (HL),59 ; THEN THRE60=59
0410 23 1719 INC HL ; -> TIMEOUT
0411 EB 1720 EX DE,HL
0412 21E30F 1721 LD HL,KEYSEX ; SET SECONDS UP
0413 C8FE 1722 SET Z,(HL)
0414 EB 1723 EX DE,HL
0415 7F 1724 LD B,(HL) ; CHECK IF ZERO
0416 B7 1725 OR A
0417 2800 1726 JR Z,GTIMER-4
0418 35 1727 DEC (HL) ; DEC TIMEOUT
1728 ; *GAME TIMER ONCE A SECOND ROUTINE*
1729 ; IF (SEC != 0 & MIN !=0)
1730 ; IF (SEC == 0)
1731 ; SEC=59;--MIN
1732 ; ELSE --SEC
1733 ; ELSE (GAMETIMEUP=1
0419 23 1734 GTIMER: INC HL ;->G1SECS
041A 7E 1735 LD B,(HL) ; IF (SEC!=0
041B 23 1736 INC HL ;->G1MINS
041C 46 1737 OR (HL) ; & MIN!=0)
041D 2813 1738 JR Z,G102-4
041E 3B 1739 INC HL ;->G1SECS AGAIN
041F 7F 1740 LD B,(HL) ; IF (SEC ==0)
0420 EB 1741 OR A
0421 2800 1742 JR NZ,G100-4
0422 3E50 1743 LD (HL),59H ; THEN SEC=59BCD
0423 23 1744 INC HL ;->G1MINS AGAIN
0424 7F 1745 LD B,(HL) ; --MIN
0425 3D 1746 DEC A
0426 27 1747 DPH
0427 77 1748 LD (HL),A
0428 3800 1749 JR GOUT-4
0429 3D 1750 G101: DEC A ; ELSE --SEC
042A 27 1751 DPH
042B 77 1752 LD (HL),A
042C 3800 1753 JR GOUT-4
042D 21F04F 1754 G102: LD HL,GAMETB ; ELSE GAMETIMEUP=1
042E C846 1755 BIT (SHTIM,(HL)
042F 2800 1756 JR Z,GOUT-4
0430 C8FE 1757 SET (SHEND,(HL)
0431 21F94F 1758 GOUT LD HL,PRIOR
0432 C8FE 1759 RES 1,(HL)
0433 C9 1760 RET ; RETURN TO BACKGND OR LD LEVEL
1762 ; NAME: START MUZCPU
1763 ; PURPOSE: TO START MUSIC PLAYING (ALSO NOISES)
1764 ; INPUTS: HL -> SCORE
1765 ; A=VOICES
1766 ; NOTE: YOU SHOULD LOAD MUZ/SP IF YOU DO CALLS

```

131

```

0500 010000 1767 MUF SET LD (VOICES),A
0500 010000 1768 LD (MUZSP),IX
0500 010000 1769 CALL MUZSTP
0512 1803 1770 JR MUZCP1-$
1771 ; NAME: MUZCP1
1772 ; PURPOSE: PLAYING MUSIC AND NOISES
1773 ; NOTE: DURAT=0 WHEN CALLED
1774 ; OUTPUT: NONE
1775 ; *MUSIC PROFESSOR*
1776 ; FETCH OP CODE
1777 ; IF (OPCODE < 80H)
1778 ; SET NOTE DURATION ETC.
1779 ; ELSE
1780 ; SWITCH (OPCODE & 0FH)
1781 ; CASE 80H:
1782 ; IF (MASK=0) STUFF SNDRX:PC=PC+9
1783 ; ELSE OUTPUT(MASK)=DATA
1784 ; CASE 90H:
1785 ; VOICES=WITH
1786 ; CASE A0H:
1787 ; (--SP)=DATA IN NIBBLE OF OP +1
1788 ; CASE B0H:
1789 ; SET VOLUMES = DATA:DATA
1790 ; CASE C0H:
1791 ; SWITCH (MASK)
1792 ; CASE 9: MPC1=(MSP++); MPC=(MSP++); BREAK
1793 ; CASE D: (--MSP)=MPC; (--MSP)=MPC1
1794 ; CASE 0: IF (--SP)=0 THEN SP++
1795 ; CASE 3: MPC=DATA:06
1796 ; CASE DAH: CALL RELATIVE
1797 ; CASE FH: DURAT=DATA
1798 ; CASE FH: VOICES=0,PORTS=0
0514 2800 1799 MUZCP1 LD HL,(MUZPC) ; LOOK LIKE NORMAL LOOP RETURN
0517 000000 1800 MUZCP1 LD IX,(MUZSP) ; FETCH STACK POINTER
0518 7E 1801 OPCODE LD A,(HL) ; OPCODE FETCH
051C 23 1802 INC HL ; -->OPKIND,DATA
051D B7 1803 OR A ; TEST FOR 80H OR MORE
051E F80000 1804 JP M,MOB
1805 ; NURBAN NOTE OPERATOR
0521 500000 1806 LD (DURAT),H
0524 000000 1807 LD A,(VOICES)
0527 000000 1808 LD PC,8000+SNDRX
0528 0000 1809 SRI A ; SET NOISE
052C 2000 1810 JR NC,+4
052E 0000 1811 (OUT)
0530 0000 1812 LD B,5 ; -> VIBRATO
0532 0000 1813 SRI A
0534 0000 1814 JR NC,+4
0536 0000 1815 (OUT) ; SET VIBRATO
0538 0000 1816 LD B,4 ; -> NOTE
053E 0000 1817 SRI A ; CHECK C,B,A
0540 0000 1818 JR NC,M82-$
0542 0000 1819 (OUT)
0544 20 1820 SRI A ; CHECK IF INC PC NCS ON
0547 0000 1821 JR C,M82-$
054A 20 1822 INC HL ; RESTORE PC
0545 0000 1823 JR M82-$
0547 05 1824 M82 DEC B
0548 23 1825 INC HL

```

0549 1845	1826	JR	M015-#	
054B B7	1827	MOX	OR	H
054C 206C	1828	JR	NZ,M01-#	
	1829			; PLAY NOTE
054E 30124F	1830	LD	R,(PVOLHR)	
0550 D316	1831	OUT	(VOLHR),H	
0553 30104F	1832	LD	R,(PVOLHC)	
0556 D315	1833	OUT	(VOLC),H	
0558 C34405	1834	JP	MU2999	
055B EE90	1835	MOB	CP	90H
055D 3015	1836	JR	NC,M01-#	
	1837			; STUFF PORT OR SOUND BLOCK
055F C16F	1838	BIT	3,H	; IF (STUFF SNOOK)
0561 2040	1839	JR	Z,M001-#	
0563 78	1840	LD	R,B	; SAVE R (VSN)
0564 011805	1841	LD	BC,8*256+SNDRX ; H=R,C=SNDRX	
0567 EDKX	1842	OTIR		; HL->NEXT OPCODE WHEN DONE
0569 1800	1843	JR	OPL00P-#	
056B E607	1844	MOB1	AND	7 ; ISOLATE PORT NUMBER
056D F610	1845	OR	10H	; PORTS 10H-17H
056F 4F	1846	LD	C,H	; SET PORT REGISTER
0570 EDKX	1847	OUTI		
0572 1807	1848	JR	(#1,00P-#	
0574 2007	1849	MOB1	JR	NZ,M02-#
0576 7E	1850	LD	R,(HL)	; GET NEW VOICES
0577 23	1851	INC	HL	
0578 30104F	1852	LD	(VOICES),H	
057A 189F	1853	JR	(#1,00P-#	
057D FEF0	1854	MOB2	CP	000H
057F 3006	1855	JR	NC,M07-#	
0581 E605	1856	AND	0FH	
0583 5F	1857	LD	E,R	
0584 1C	1858	INC	F	
0585 180F	1859	JR	M015-#	
0587 FEF0	1860	MOB3	CP	000H ; SET VOL. FTO
0589 3009	1861	JR	NC,M04-#	
	1862			; LOAD PVOL'S
0590 31004F	1863	LD	DE,(PVOLHR)	
0594 EDK0	1864	LD		; DON'T CARE ABOUT PC
0596 FEF0	1865	LD		
0599 1807	1866	MOB2	JR	(#1,00P-#
059A 2009	1867	MOB1	JR	L,M010-#
059C DD000	1868	DEC	(IX+0)	; DEC STACK TOP
0599 200H	1869	JR	NZ,M043-#	
059E DD00	1870	INC	IX	
059F 20	1871	ORL	HI	
059F 20	1872	ORL	HI	
059E 1801	1873	JR	(#1,PC-#	
059E FEF0	1874	MOB0	CP	000H ; PC SP STUFF
059E 3007	1875	JR	NC,M05-#	
059E F60F	1876	MOB1	AND	0FH ; ISOLATE MASK
059E FEF0	1877	CP	9	; RETURN
059E 200C	1878	JR	NZ,M013-#	
059E DD000	1879	LD	L,(IX+0)	
059E DD00	1880	INC	IX	
059E DD000	1881	LD	H,(IX+0)	
059E DD00	1882	INC	IX	
059E 180H	1883	JR	(#1,P2-#	
059E 5F	1884	MOB3	LD	E,(HL) ; PC =

```

0508 23 1885 INC HL
0509 56 1886 LD D,(HL) ; PC#
050A 23 1887 INC HL
050B FB 1888 EX DE,HL ; SET THE PC
050C FE04 1889 CP 4 ; IS IT A JMP?
050D 2802 1890 JR C,OPLP2-$ ; IT IS
050E D02B 1891 MOVA DEC IX ; ITS A CALL
050F D0700 1892 LD (IX+0),D ; (--SP)-PCH
0510 D02B 1893 MOVS DEC IX
0511 D0700 1894 LD (IX+0),F ; (--SP)=PCL
0512 2806 1895 JR OPLP2-$
0513 FE00 1896 MOVB CP 0FH
0514 2000 1897 JR NC,M06-$
0515 E60F 1898 AND 0FH
0516 0600 1899 LD B,0
0517 4F 1900 LD C,A
0518 54 1901 LD D,H
0519 5D 1902 LD E,L
051A 09 1903 ADD HL,BC
051B 28E6 1904 JR M04-$ ; CALL
051C 2000 1905 MOG JR NZ,M06-$
051D 30E94 1906 LD B,(PRIOR) ; LEGSTA
051E FE00 1907 XOR 80H
051F 30E94 1908 LD (PRIOR),A
0520 2800 1909 JR OPLP2-$
0521 FE00 1910 MOVL CP 0FH ; REST VOICE (OR SUSTAIN)
0522 2802 1911 JR Z,MUZSTP-$
0523 7E 1912 LD A,(HL)
0524 30E94 1913 LD (DURAT),F ; SET DURATION OF OUT
0525 23 1914 INC H
0526 0F 1915 XOR H
0527 D306 1916 OUT (VOLFB),H
0528 D305 1917 OUT (VOLG),H
1918 ; END OF MUSIC PROCESSOR
0529 220E4 1919 MUZ999: LD (MUZPC),HL ; SAVE THE PC
052A D0700 1920 LD (MUZSP),IX ; SAVE THE STACK POINTER
052B 09 1921 RET
1922 ; NAME: MUZSTP
1923 ; PURPOSE: STOP MUZCPU,LET PORTS TO 0
052C 0F 1924 MUZSTP: XOR H
052D 30E94 1925 LD (DURAT),H
052E 30E94 1926 LD (PRIOR),H
052F 03000 1927 LD BC,0000+0000X
0530 E100 1928 (DD) C,D,H
0531 0600 1929 (DD) C,D,H
0532 09 1930 RET
1931 ; NAME: DO IT
1932 ; PURPOSE: TRANSFER CONTROL TO USER STATE TRANSITION HANDLER
1933 ; INPUT: A - RETURN CODE FROM SENTRY ROUTINE
1934 ; HL - DO IT TABLE ADDRESS
1935 ; OUTPUT:
1936 ; DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY ROUTINE
1937 ; IT IS USED FOR DISPATCHING TO A STATE TRANSITION HANDLER
1938 ; ROUTINE. THE RETURN CODE FROM SENTRY IS USED TO LINEAR
1939 ; SEARCH THE DOIT TABLE. IF A MATCH IS FOUND, CONTROL IS
1940 ; TRANSFERRED. IF NO MATCH IS FOUND, THE ROUTINE RETURNS TO CALLER
1941 ; THE DOIT TABLE IS MADE UP OF THREE BYTE ENTRIES:
1942 ; BYTE 0 BIT 7: IF SET - DO A M040 TO THIS HANDLER
1943 ; BYTE 0 BIT 6: IF SET - DO A M040 TO THIS HANDLER
1944 ;

```

```

1945 ; BYTE 0 BITS 5-0: RETURN CODE THIS ROUTINE IS TO PROCESS
1946 ; BYTE 1 AND 2: THE ADDRESS TO TRANSFER TO.
1947 ; THE LIST IS TERMINATED BY A BYTE WHICH IS .GE. 000H
0608 78 1948 MDO17B LD R,B
060C D5 1949 MDO17: PUSH DE
060D 57 1950 LD D,H
060E 7E 1951 MDO17B: LD A,(HL) ; GET RETURN CODE FOR THIS ENTRY
060F 4F 1952 LD C,A ; C = CURRENT ENTRY
0610 FFC0 1953 CP 000H ; LIST TERMINATOR?
0612 3800 1954 JR C,MDO17B-$ ; NO - JUMP
0614 D1 1955 POP DE ; YES - RETURN
0615 C9 1956 RET
0616 23 1957 MDO17C: INC HL
0617 E63F 1958 AND 3FH
0619 BA 1959 CP D ; NORMAL MATCH?
061A 2800 1960 JR Z,MDO17C-$ ; JUMP IF 50
061C 23 1961 MDO17A: INC HL ; NO MATCH - SKIP OVER
061D 23 1962 INC HL ; GO TO ADDRESS
061F 18EE 1963 JR MDO17B-$
0620 D1 1964 MDO172: POP DE
0621 5E 1965 MDO17C: LD E,(HL) ; DE = GOTO ADDR
0622 23 1966 INC HL
0623 56 1967 LD D,(HL)
0624 EB 1968 EX DE,HL
0625 C879 1969 BIT 7,C ; MCALL?
0627 C77100 1970 JP NZ,MCALL ; JUMP IF 50
0629 C871 1971 BIT 6,C ; RCALL?
062C 2000 1972 JR NZ,MCALL-$
062E D1 1973 POP DE ; MUST BE JUMP
062F F1 1974 POP HF
0630 E5 1975 PUSH HL
0631 EB 1976 EX DE,HL
1977 ; RCALL ROUTINE
0632 E9 1978 MCALL: JP (HL)
1979 ; *****
1980 ; * VECTORING ROUTINES *
1981 ; *****
1982 ; NAME: VECTOR X AND Y COORDINATES
1983 ; PURPOSE: UPDATE X,Y COORDINATES AND LIMIT CHECK
1984 ; INPUT: IX = VECTOR PACKET
1985 ; HL = LIMITS TABLE
1986 ; OUTPUT: C = TIME USED
1987 ; NUMBER: PLUS_SELF IF OBJECT MOVED
1988 ; NOTES:
1989 ; THIS ROUTINE WORKS WITH A 'VECTOR PACKET', WHICH LOOKS LIKE THIS:
1990 ; *****
1991 ; * BYTE * CONTENTS * NAME *
1992 ; *****
1993 ; * 00 * MAGIC REGISTER * VPAIR *
1994 ; *****
1995 ; * 01 * VECTOR STATUS * VSTAT *
1996 ; *****
1997 ; * 02 * TIME BASE * VTIME *
1998 ; *****
1999 ; * 03 * DELTA X * VDXL *
2000 ; * 04 * * VDXH *
2001 ; *****
2002 ; * 05 * X COORDINATE * VXO *
2003 ; * 06 * * VYOH *
2004 ; *****

```

139

```

2005 ; * 07 * X CHECKS MASK * VBXCHK *
2006 ; *****
2007 ; * 08 * DELTA Y * VBYDL *
2008 ; * 09 * * VBYDH *
2009 ; *****
2010 ; * 0A * Y COORDINATE * VBYZ *
2011 ; * 0B * * VBYH *
2012 ; *****
2013 ; * 0C * Y CHECKS MASK * VBYCHK *
2014 ; *****
2015
2016 ; OPTIONS BYTE:
2017 ; BIT MEANING
2018 ; --- -----
2019 ; 7 VECTOR IS ACTIVE
2020 ;
2021 ; CHECKS BYTE:
2022 ; BIT MEANING
2023 ; --- -----
2024 ; 0 DO LIMIT CHECKS
2025 ; 1 REVERSE COORDINATES ON LIMIT ATTAINMENT
2026 ; 3 TARGET ATTAINED (OUTPUT)
2027 ; IF THE VECTOR IS ACTIVE, AND THE TIME BASE IS NONZERO
2028 ; THEN THE UPDATE COORDINATE ROUTINE IS CALLED FOR THE X
2029 ; AND Y PORTIONS OF THE PACKET.
0633 FDC000F6 2030 MVECT: SET PSNZRO,(Y+CB+LHG) ; SET ZERO FLAG
0637 DDC0007E 2031 BIT VBSACT,(X+VBSACT) ; IS VECTOR ACTIVE?
063F D0E00002 2032 LD C,(X+VOTIME) ; TIME BASE TO C
063F D0300000 2033 LD (X+VOTIME),0 ; ZERO TIME BASE
0647 FD7100 2034 LD (Y+CB),C ; PASS BACK TIME BASE
0645 08 2035 RET Z
0646 79 2036 LD #,C
0647 A7 2037 AND A ; IS TIME BASE ZERO?
0648 08 2038 RET Z ; RUT IF SO
0649 310000 2039 LD DE,VBOX ; ADVANCE TO FIRST
064C D014 2040 ADD IX,DE
064C C10006 2041 CALL MVECTC ; UPDATE FIRST COORDINATE
0651 310000 2042 LD DE,VBYH-VBOX ; TO Y
0651 D014 2043 ADD IX,DE
2044 ; AND FALL INTO ...
2045 ; NAME: VECTOR COORDINATE
2046 ; PURPOSE: UPDATE OF SINGLE COORDINATE
2047 ; INPUT: IX = POINTER TO L.O. DELTA BYTE OF VECTOR PACKET
2048 ; C = TIME BASE
2049 ; HL = LIMITS PACKET (IF USED)
2050 ; OUTPUT: NONZERO STATUS SET IF MOTION OCCURRED
2051 ; (SHOULD BE SET ON CALL, SINCE IT IS NOT SET BY ROUTINE)
2052 ; NOTES:
2053 ; THIS ROUTINE OPERATES ON A SUBSET (OF THE VECTOR PACKET)
2054 ; (BETWEEN L.O. DELTA BYTE AND CHECKS BYTE).
2055 ; THE DELTA IS ADDED TO THE COORDINATE TIME-BASE TIMES.
2056 ; IF OPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAILS
2057 ; THE COORDINATE IS SET TO THE LIMIT.
2058 ; WHEN THIS HAPPENS, THE LIMIT ATTAINED BIT IS SET
0656 E5 2059 MVECTC: PUSH HL
0657 D05001 2060 LD D,(X+VBOXH) ; LOAD DELTA
0658 D05000 2061 LD E,(X+VBOXL)
065D D06603 2062 LD H,(X+VBYH) ; LOAD COORDINATE
0664 D06FE2 2063 LD L,(X+VBYL)

```



```

0663 7C 2064 LD R,H ; SAVE OLD COORDINATE FOR MOTION TEST
0664 41 2065 LD R,C
0665 19 2066 MVECT1: ADD HL,DE ; ADD DELTA TO COORD
0666 10FD 2067 DJNZ MVECT1-$ ; TIME-BASE TIMES
2068 ; HAS MOTION OCCURED?
0668 FC 2069 CP H
0669 2004 2070 JR Z,MVECT1A-$ ; JUMP TO SKIP TESTS IF 50
066B FDCB0046 2071 RES PSNZRO,(1Y+CB+LAG) ; SET MOVED STATUS
2072 ; IS LIMIT CHECK WANTED?
066F DDCB0046 2073 MVECT1A: BIT VBLAT,(1X+VBLCHK)
0670 2031 2074 JR Z,MVECT1B-$ ; MVECT1B IF NOT
2075 ; PERFORM LIMIT CHECK
0675 7C 2076 LD R,H
0676 E3 2077 EX (SP),HL
0677 46 2078 LD B,(HL) ; LIMIT TO B
0678 23 2079 INC HL
2080 ; HANDLE SLIGHTLY LESS THAN ZERO CASE
0679 FE0F 2081 CP 207 ; MIDPOINT BETWEEN 160 AND 0
067B 3007 2082 JR NC,MVECT2-$ ; JUMP TO FAIL IF >207
067D B8 2083 CP B ; DO COMPARE
067E 3004 2084 JR C,MVECT2-$ ; JUMP ON FAIL
0680 46 2085 LD B,(HL) ; UPPER LIMIT CHECK
0681 B8 2086 CP B
0682 3020 2087 JR C,MVECT3-$ ; JUMP ON PASS
0684 23 2088 MVECT2: INC HL
2089 ; A LIMIT WAS EXCEEDED - SET COORDINATE AT LIMIT
0685 DD7003 2090 LD (1X+VBLCH),R
0686 DD60200 2091 LD (1X+VBL),0
068C DDCB0046 2092 SET VBLAT,(1X+VBLCHK) ; SET LIMIT ATTAINED
2093 ; IS REVERSE W/DIR OPTION SET?
0690 E1 2094 POP R# ; CLEAN UP STACK
0691 DDCB0046 2095 BIT VBLREV,(1X+VBLCHK)
0695 08 2096 RET Z ; QUIT IF NOT
2097 ; REVERSE THE BITNO
0696 7A 2098 LD R,D
0697 7F 2099 CM
069C 57 2100 LD D,R
0699 78 2101 LD R,E
069A 2F 2102 CPL
069B 5F 2103 LD E,R
069C 13 2104 INC DE
069D DD7000 2105 LD (1X+VBLCH),E ; STORE BACK
069A DD7201 2106 LD (1X+VBLCH),D
06A0 C9 2107 RET
06A4 23 2108 MVECT3: INC HL ; STEP PAST LIMIT
06A5 E3 2109 EX (SP),HL ; HL = COORDINATE AGAIN
06A6 DD7502 2110 MVECT6: LD (1X+VBL),L ; STORE BACK COORDINATES
06A9 DD7403 2111 LD (1X+VBLCH),H
06AC E1 2112 POP HL ; RESTORE LIMITS POINTER
06AD DDCB0046 2113 RES VBLAT,(1X+VBLCHK) ; CLEAR ATTAINED BIT
06B1 C9 2114 RET
2116 ; *****
2117 ; * PRINT RECTANGLE ROUTINE *
2118 ; *****
2119 ; NAME: PRINT RECTANGLE
2120 ; INPUT: A = COLOR MASK TO WRITE
2121 ; B = Y SIZE
2122 ; C = X SIZE
2123 ; D = Y COORDINATE
2124 ; E = X COORDINATE

```

```

0682 0F 2125 MPRINT: XOR A ←
0683 0E0F0E 2126 CALL REL100
0684 0E EX DE,HL
0687 0E04 2128 SFT 6,H ; UNMAGIC THE G** D*** ADDR
0689 D30C 2129 OUT (MAGIC),A
          2130 ; XOR A
          2131 ; LD (URINAL),A ; PRIME THE SOB
068E FD0E09 2132 LD E,(Y+C80)
068F 79 2133 LD R,C
068F 0F 2134 RRCH
06C0 0F 2135 RRCH
06C1 E63F 2136 AND 3FH
06C3 3C 2137 INC R
06C4 57 2138 LD D,R
06C5 15 2139 MP11: DEC D
06C6 2807 2140 JR Z,MP12-4
06C8 3E0F 2141 LD R,OFFH
06CA 0E2006 2142 CALL STRIPE
06CD 1806 2143 JR MP13-4
06CF 79 2144 MP12: LD R,C
06D0 E603 2145 AND 03H
06D2 3C 2146 INC R
06D3 4F 2147 LD C,R
06D4 0F 2148 XOR R
06D5 00 2149 MP13: DEC C
06D6 2806 2150 JR Z,MP14-4
06D8 0F 2151 RRCH
06D9 0F 2152 RRCH
06DB 0600 2153 ADD R,#100000000
06DC 1807 2154 JR MP13-4
06DE 0E2006 2155 MP14: CALL STRIPE
06E1 0F 2156 XOR R
          2157 ; AND FAIL INTO ...
          2158 ; STRIPE PRINTER
          2159 ; HL = ADDRESS OF STRIPE A = DATA E =MASK B = ITERATIONS
          2160 ; OUT HI=HI+1 R = CLEARED
          STRIPE: PUSH HL
06E2 05 2161 PUSH BC
06E3 05 2162 PUSH BC
06E4 3E0F0E 2163 LD (URINAL),A
06E7 3E0F0E 2164 LD R,(URINAL+40000)
06E9 4F 2165 LD C,R
06EB 7B 2166 STEPS: LD R,E
06ED 0F 2167 XOR (HL)
06ED 01 2168 AND C
06EF 0F 2169 XOR (HL)
06F1 77 2170 LD (HL),A
06F4 7D 2171 LD R,I
06F4 0620 2172 ADD R,#SYSTEM
06F5 6F 2173 LD L,R
06F4 7C 2174 LD R,H
06F5 0E00 2175 ADC R,B
06F7 67 2176 LD R,H
06F8 1001 2177 DJNZ STEPS-4
06FA 03 2178 POP BC
06FB 03 2179 POP HL
06FC 23 2180 INC HL
06FD 09 2181 RET
          2183 ; *****
          2184 ; * WRITE ROUTINES *
          2185 ; *****

```

```

2186 ; NOTES: THE GENERAL CALLING SEQUENCE FOR THE WRITE ROUTINES IS:
2187 ; INPUT: HL = PATTERN ADDRESS
2188 ; D = Y COORDINATE
2189 ; E = X COORDINATE
2190 ; B = Y SIZE
2191 ; C = X SIZE
2192 ; A = MAGIC REGISTER
2193 ; OUTPUT: DE = SCREEN ADDRESS USED
2194 ; THESE ROUTINES ARE NESTED, FOR EXAMPLE WRITR FALLS INTO
2195 ; WRITE, WHICH FALLS INTO WRIT, WHICH FALLS INTO WRITA
2196 ; ENTRY: WRITE FROM VECTOR
2197 ; INPUT: HL = PATTERN ADDRESS
2198 ; IX = VECTOR ADDRESS
2199 ; OUTPUT: DE, A
2200 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
06FE D07E00 2201 MWRIT: LD A, (IX+VBAR) ; LOAD MR
0701 D05600 2202 LD D, (IX+VBAD) ; LOAD Y
0704 D05E06 2203 LD E, (IX+VBXH) ; LOAD X
0707 D0CB0F6 2204 SET VBAR, (IX+VBSTAT) ; SET BLANK BIT
2205 ; ENTRY: WRITE RELATIVE
2206 ; PURPOSE: WRITING RELATIVE PATTERNS
2207 ; INPUT: HL, DE, A
2208 ; OUTPUT: DE
2209 ; NOTES: PATTERN IS PRECEDED BY RELATIVE DISPLACEMENTS
2210 ; (X FIRST, THEN Y) AND PATTERN SIZE
0708 F5 2211 MWRITR: PUSH AF ; SAVE MR
070C 7E 2212 LD A, (HL) ; GET REL X
070D 23 2213 INC HL
070E 83 2214 ADD A, E ; ADD TO SUPERIOR X
070F 5F 2215 LD E, A
0710 7E 2216 LD A, (HL) ; SAME STORY FOR Y
0711 23 2217 INC HL
0712 82 2218 ADD A, D
0713 57 2219 LD D, A
0714 F1 2220 POP AF
2221 ; ENTRY: WRITE WITH PATTERN SIZE SCARE-UP
2222 ; PURPOSE: WRITING VARIABLE SIZED PATTERNS
2223 ; INPUT: HL, DE, A
2224 ; OUTPUT: DE
2225 ; NOTES: FIRST TWO BYTES POINTED AT BY HL ARE TAKEN
2226 ; TO BE PATTERN SIZES (X SIZE FIRST)
0715 4F 2227 MWRITP: LD C, (HL) ; GET X SIZE
0716 23 2228 INC HL
0717 46 2229 LD B, (HL) ; AND Y
0718 23 2230 INC HL
2231 ; ENTRY: WRITE WITH COORDINATE CONVERSION
2232 ; INPUT: HL, DE, BC, A
2233 ; OUTPUT: DE
0719 0E0000 2234 MWRITC: CALL MWRITP ; DO CONVERSION
2235 ; ENTRY: WRITE ABSOLUTE
2236 ; INPUT: HL, BC, A AS ABOVE
2237 ; DE = ABSOLUTE SCREEN ADDRESS
071C 0E77 2238 MWRITA: BIT MWRITC, A ; LOOP WRITE WANTED?
071E 200C 2239 JR NZ, MWRITC-4 ; MWRITC IF SO
0720 0354 2240 BIT MWRITD, A ; EXPAND WANTED?
0722 2003 2241 JR NZ, MWRITC-4 ; JUMP IF SO
2242 ; DO NORMAL? WRITE
0724 4F 2243 XOR A
0725 05 2244 MWRIT: PUSH BC

```

147

```

0726 D5 2245 PUSH DE
0727 47 2246 LD B, H ; ZERO REGISTER B
0728 EDH0 2247 LDIR ; WRITE A LINE
0729 12 2248 LD (DE), A ; FLUSH THE SHIFTER
072B D1 2249 POP DE
072C EB 2250 EX DE, HL ; ADVANCE TO NEXT LINE
072D 0E28 2251 LD C, BYTEPL
072F 09 2252 ADD HL, BC
0730 EB 2253 EX DE, HL
0731 C1 2254 POP BC
0732 10F1 2255 DJNZ MUX1-$ ; LOOP IF MORE GOODIES
0734 C9 2256 RET
2257 ; WRITE EXPANDED
0735 EB 2258 MUX: EX DE, HL
0736 C5 2259 MUX1: PUSH BC
0737 F5 2260 PUSH HL
0738 41 2261 LD B, C
0739 1B 2262 MUX2: LD A, (DE)
073B 13 2263 INC DE
073B 77 2264 LD (HL), A
073C 23 2265 INC HL
073D 77 2266 LD (HL), A
073E 23 2267 INC HL
073F 10F8 2268 DJNZ MUX2-$
0741 70 2269 LD (HL), B
0742 23 2270 INC HL
0743 70 2271 LD (HL), B
0744 E1 2272 POP HL
0745 0E28 2273 LD C, BYTEPL
0747 09 2274 ADD HL, BC
0748 C1 2275 POP BC
0749 10EB 2276 DJNZ MUX1-$
074B C9 2277 RET
2278 ; ROUTINE TO HANDLE FLOPPED CASE
074C C85F 2279 MUXFL: BIT MXPND, A ; EXPANDED FLOPPED WRITE WANTED?
074E 2016 2280 JR NZ, MUXF-$ ; JUMP IF YEP
0750 AF 2281 XOR A
0751 C5 2282 MUXFL1: PUSH BC
0752 D5 2283 PUSH DE
0753 47 2284 LD B, H
0754 EDH0 2285 MUXFL2: LD I
0756 1B 2286 DEC DE
0757 1B 2287 DEC DE
0758 EB5007 2288 JP PE, MUXFL2
075B 12 2289 LD (DE), A ; FLUSHETH
075C D1 2290 POP DE
075D EB 2291 EX DE, HL ; SAME AS NORMAL NOW ON
075F 0E28 2292 LD C, BYTEPL
0761 09 2293 ADD HL, BC
0761 EB 2294 EX DE, HL
0762 C1 2295 POP BC
0763 10E0 2296 DJNZ MUXFL1-$
0765 C9 2297 RET
2298 ; WRITE EXPANDED FLOPPED ROUTINE
0766 EB 2299 MUXF: EX DE, HL
0767 C5 2300 MUXF1: PUSH BC
0768 F5 2301 PUSH HL
0769 41 2302 LD B, C
076B 1B 2303 MUXF2: LD A, (DE)

```

		149	
0768 13	2304	INC	DE
076C 77	2305	LD	(HL),A
076D 28	2306	DEC	HL
076E 77	2307	LD	(HL),A
076F 28	2308	DEC	HL
0770 10F8	2309	DJNZ	MARK2-4
0772 70	2310	LD	(HL),B
0773 28	2311	DEC	HL
0774 70	2312	LD	(HL),B
0775 E1	2313	POP	HL
0776 0E28	2314	LD	C, BYTE1
0778 09	2315	ADD	HL, BC
0779 C1	2316	POP	BC
077A 10E8	2317	DJNZ	MARK1-4
077C 09	2318	RET	
	2319	; NAME:	BLANK FROM VECTOR
	2320	; PURPOSE:	BLANK WITH INFO LOAD FROM VECTOR
	2321	; INPUT:	IX = VECTOR
	2322	;	E = X SIZE
	2323	;	D = Y SIZE
	2324	; NOTES:	THIS ROUTINE BLANKS TO 00
	2325	;	THIS ROUTINE INTERROGATES THE BLANK BIT
	2326	;	AND REFRAINS FROM BLANKING IF NOT SET
	2327	;	IF IT WAS SET, IT IS THEN RESET
077D DDC00176	2328	MVBLANK: BIT	VMBLANK (IX+VMBSTAT) ; IS BLANK BIT SET?
0781 08	2329	RET	Z ; QUIT IF NOT
0782 DDC001B6	2330	RES	VMBLANK (IX+VMBSTAT) ; KILL BLANK BIT
0786 DDC60E	2331	LD	H, (IX+VMB0AH) ; LOAD BLANK ADDRESS
0789 DDC60D	2332	LD	L, (IX+VMB0HL)
078C DDC00076	2333	BIT	MRFLOP, (IX+VMB0R) ; IS FLOP SET?
0790 2808	2334	JR	Z, MVBLANK-4 ; JUMP IF NOT
0792 78	2335	LD	A, E ; X SIZE TO A
0793 ED44	2336	NEG	; TWO'S COMPLEMENT AND ADD 1
0795 3C	2337	INC	A
0796 4F	2338	LD	C, A
0797 06FF	2339	LD	B, 06FFH
0799 09	2340	ADD	HL, BC ; USE TO BACK UP SCREEN ADDRESS
	2341	; UNMAGIC THE BLANK ADDRESS	
079A	2342	MVBLANK:	
079B C0F4	2343	SET	6, H
079C 0E00	2344	LD	B, 0 ; ASSUME BLANK TO ZERO
	2345	; NAME:	BLANK AREA
	2346	; PURPOSE:	SETTING N X M REGION TO CONSTANT
	2347	; INPUT:	HL = BLANK ADDRESS
	2348	;	E = X SIZE
	2349	;	D = Y SIZE
	2350	;	R = DATA TO FILL WITH
0794 3E78	2351	MVBLANK: LD	H, BYTE1 ; COMPUTE THE INCREMENT
079D 93	2352	SUB	E
079E 4F	2353	LD	C, A
07A2 78	2354	LD	H, B ; A = DATA TO FILL WITH
07A3 43	2355	MVBLANK: LD	H, E
07A4 77	2356	MVBLANK: LD	(HL), A
07A5 23	2357	INC	HL
07A6 10FC	2358	DJNZ	MVBLANK-4
07A8 09	2359	ADD	HL, BC
07A9 15	2360	DEC	D
07AB 20F7	2361	JR	NZ, MVBLANK-4
07AC 09	2362	RET	

```

2363 ; NAME:      RESTORE AREA
2364 ; INPUT:     HL = SCREEN ADDRESS TO RESTORE TO
2365 ;           DE = SAVE AREA ADDRESS
2366 ; NOTE:      SIZES ARE LOADED FROM THE SAVE AREA
07AD FH 2367 MREST:  EX DE,HL
07AE 4E 2368         LD  C,(HL)
07AF 23 2369         INC HL
07B0 46 2370         LD  B,(HL)
07B1 23 2371         INC HL
07B2 C8F2 2372         SET 6,D      ; MAKE SURE WE ARE NONMAGIC
07B4 HF 2373         XOR  A
07B5 C5 2374 MREST1: PUSH BC
07B6 D5 2375         PUSH DE
07B7 47 2376         LD  B,A
07B8 FD00 2377         LDIR
07B9 EB 2378         EX  DE,HL
07BA E1 2379         POP  HL
07BC 0E28 2380         LD  C,BYTEPL
07BE 09 2381         ADD  HL,BC
07BF EB 2382         EX  DE,HL
07C0 C3 2383         POP  BC
07C1 10F2 2384         DJNZ MREST1-$
07C3 C9 2385         RET
2386 ; *****
2387 ; * CHARACTER DISPLAY ROUTINES *
2388 ; *****
2389 ; NAME:      DISPLAY STRING
2390 ; PURPOSE:   MESSAGE DISPLAY
2391 ; INPUT:     E,D = X, Y COORDINATES
2392 ;           HL = STRING ADDRESS
2393 ;           IX = FONT DESCRIPTOR
2394 ; OUTPUT:    D,E FILTERED AS IN DISPLAY CHARACTER
2395 ; STACK USE: 4 BYTES (EXCLUDING USE BY SYSPOH)
2396 ; EXPLANATION: AS EACH CHARACTER IS BROUGHT IN, IT
2397 ; IS TESTED FOR BEING A LIST TERMINATOR ( CHAR = 0)
2398 ; IF IT ISN'T, DISPLAY CHARACTER IS CALLED AND THE
2399 ; TEST IS REPEATED FOR THE NEXT CHARACTER.  THIS
2400 ; A NULL STRING IS HANDLED PROPERLY.
07C4 7E 2402 STRNEW: LD  A,(HL)      ; GET CHARACTER
07C5 A7 2403         AND  A          ; BE IT A TERMINATOR?
07C6 C8 2404         RET  Z          ; QUIT IF SO
07C7 F6C07 2405         JP  M,STRD1     ; DISPLAY IF ALT FONT
07C9 FE64 2406         CP  64H        ; SUCK IN STRING?
07CA 3006 2407         JR  NC,STRD2-$ ; JUMP IF YES
07CF C0F107 2408 STRD1:  CALL DISPCH    ; SHOW CHAR
07D1 23 2409         INC  HL        ; ADVANCE TO NEXT CHAR
07D2 10F0 2410         JR  STRNEW-$  ; END LOOP
07D4 F617 2411 STRD2:  AND  10111B    ; MAKE SUCK MASK
07D6 47 2412         LD  B,A
07D7 23 2413         INC  HL
07D8 EB 2414         EX  DE,HL
07D9 C0A000 2415         CALL MSUCKS
07DC C06300 2416         CALL RELD
07DE 10E3 2417         JR  STRNEW-$  ; GO AFTER NEXT CHARACTER
2418 ; *****
2419 ; * CHARACTER DISPLAY ROUTINE *
2420 ; *****
2421 ; INPUT:     A = CHARACTER
2422 ;           C = OPTIONS

```

```

2423 ;           D = Y COORDINATE
2424 ;           E = X COORDINATE
2425 ;           IX = FONT DESCRIPTOR
2426 ;           (ONLY IF ALTERNATE FONT USED)
2427 ; OUTPUT:   BE UPDATED TO POINT AT NEXT CHARACTER FRAME
2428 ; NOTES:    THE OPTION BYTE IS FORMATTED AS FOLLOWS:
2429 ;           BITS CONTENTS
2430 ;           -----
2431 ;           0-1 OFF COLOR FOR EXPANSION
2432 ;           2-3 ON COLOR FOR EXPANSION
2433 ;           4   OR OPTION
2434 ;           5   XOR OPTION
2435 ;           6-7 ENLARGEMENT FACTOR (N+1)X
2436 ;
2437 ; CHARACTERS BETWEEN 3 AND 7FH AND BETWEEN 80H AND 9FH
2438 ; ARE INTERPRETED AS TAB CHARACTERS. THEY CHOSE THE
2439 ; COLOR REPRESENTED BY D AND E TO BE SPACED OVER N
2440 ; CHARACTER POSITIONS, WHERE N = CHAR AND 7FH
2441 ; CHARACTERS BETWEEN 20H AND 7FH ARE TAKEN AS REFERENCES TO
2442 ; THE SYSTEM STANDARD 5 X 7 CHARACTER FONT. CHARACTERS
2443 ; BETWEEN 00H AND 0FH REFER TO THE USER SUPPLIED ALTERNATE
2444 ; CHARACTER FONT. THIS FONT IS DESCRIBED BY A FONT
2445 ; DESCRIPTOR TABLE OF THE FOLLOWING FORMAT:
2446 ; *****
2447 ; * 0 * BASE CHARACTER VALUE *
2448 ; *****
2449 ; * 1 * X FRAME SIZE *
2450 ; *****
2451 ; * 2 * Y FRAME SIZE *
2452 ; *****
2453 ; * 3 * X PATTERN SIZE (BYTES) *
2454 ; *****
2455 ; * 4 * Y PATTERN SIZE *
2456 ; *****
2457 ; * 5 * PATTERN TABLE *
2458 ; * 6 * ADDRESS *
2459 ; *****
07E1 C5 2460 DISPCB: PUSH BC
07E2 E5 2461 PUSH HL
07E3 D0E5 2462 PUSH IX
07E5 A7 2463 AND A
07E6 F8ED07 2464 JP M,DISCH1 ; JUMP IF YES
07E9 DD210607 2465 LD IX,SYSPNT
07ED FE20 2466 DISCH1: CP 20H ; IS CHAR < 20H?
07EF 3000 2467 JR NC,DISC1B-$ ; JUMP IF NOT
07F1 F5 2468 DISC1A: PUSH AF ; LOOP TO SPACE OVER
07F2 CD4E00 2469 CALL NXTFRM
07F5 CD400 2470 CALL FINMLX ; STORE IT BACK
07F8 F3 2471 POP AF
07F9 3D 2472 DEC A
07FA 2045 2473 JR NZ,DISC1A-$
07FC 183B 2474 JR DISCH5-$ ; JUMP TO EXIT
07FE DD4600 2475 DISC1B: SUB (IX+THASE) ; SUBTRACT BASE CHAR
0803 5F 2476 LD E,A
0807 1600 2477 LD D,B
080A 230000 2478 LD HL,0
0807 DD4E00 2479 LD C,(IX+THATE) ; MULTIPLY CHARACTER
080B DD4604 2480 DISCH2: LD B,(IX+THYSIZ) ; BY PATTERN SIZE
080D 19 2481 DISCH3: ADD HL,DF

```

```

000E 10FD 2482      DJNZ DISCH3-#
0010 00 2483      DEC C
0011 20F7 2484      JR NZ,DISCH2-#
0013 D05606 2485      LD D,(IX+1PTH) ; ADD TO TABLE START
0016 D05F05 2486      LD E,(IX+1PTL)
0019 19 2487      ADD HL,DE
2488      ; COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
2489      ; AND SAVE
001A CD4E09 2490      CALL NXTFRM ; STEP COORDINATES TO NEXT FRAME
001D 05 2491      PUSH DE ; SAVE
001F D04604 2492      LD B,(IX+1YSIZ)
0021 05 2493      DISCH4: PUSH BC
0022 E5 2494      PUSH HL
0025 CD6C08 2495      CALL WRITLN
0026 E3 2496      POP HL
0027 D04103 2497      LD C,(IX+1BYTE) ; STEP TO NEXT LINE OF PATTERN
0028 07 2498      ADD HL,BC
0029 C1 2499      POP BC
002C FD7E05 2500      LD B,(Y+CHR) ; ADVANCE Y COORDINATE
002F 81 2501      ADD A,C
0030 FD7705 2502      LD (Y+CHR),A
0033 10E0 2503      DJNZ DISCH4-#
0035 D1 2504      POP DE ; RESTORE NEW POSITION
0036 CD440C 2505      CALL FINDLX ; STUFF DE BACK INTO CONTEXT
0039 D0E1 2506      DISCH5: POP IX
003B E1 2507      POP HL
003C C1 2508      POP BC
003D C9 2509      RET
2510      ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION COUNT
2511      ; INPUT: MODE BYTE FROM CONTEXT SAVE AREA
2512      ; OUTPUT: B,A = ITERATION COUNT
003E FD7E06 2513      DCLCIB: LD A,(Y+CHR) ; GET MODE BYTE
0041 07 2514      RLC A
0042 07 2515      RLC A
0043 E603 2516      AND 03 ; ISOLATE ENLARGEMENT FACTOR
0045 3C 2517      INC A
0046 47 2518      LD B,A
0047 4F 2519      XOR A
0048 37 2520      SCF
0049 8F 2521      DCLCIS: ADC A,B
004A 10FD 2522      DJNZ DCLCIS-#
004C 47 2523      LD B,A
004D C9 2524      RET
2525      ; SUBROUTINE TO UPDATE COORDINATES TO POINT AT NEXT CHARACTER
2526      ; FRAME:
2527      ; INPUT: COORDINATES TAKEN FROM CRD,CRF IN CONTEXT BLOCK
2528      ; OUTPUT: UPDATED COORDINATES RETURNED IN D AND E
2529      ; A,B = (LORRERFD), C=ENLARGE FACTOR CONVERTED
004E CD3E09 2530      NXTFRM: CALL DCLCIB ; GET ITERATION COUNT
0051 48 2531      LD C,B ; SAVE
0052 FD5605 2532      LD D,(Y+CHR) ; GET Y (COORD)
0055 FD7F04 2533      LD A,(Y+CHR) ; GET X (COORD)
0058 D06801 2534      NXTFRS: ADD A,(IX+1FSX) ; ADD X FRAME SIZE
005B 10FB 2535      DJNZ NXTFRS-# ; 2**ENLARGE TIMES
005D FE00 2536      CP 160 ; PAST RIGHT EDGE OF SCREEN?
005F 3809 2537      JR C,NXTFRS-#
0061 7A 2538      LD A,D
0062 41 2539      LD B,C
0065 D06602 2540      NXTFR2: ADD A,(IX+1FSY) ; YEP - ADVANCE VERTICAL

```



```

0066 10F8 2541      DJNZ N0TFK2-4
0068 57 2542      LD D,A
0069 AF 2543      XOR A
006A 5F 2544      N0TFK3: LD E,A
006B C9 2545      RET
                2546 ; SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
                2547 ; AND EXPAND
                2548 ; ENTRY: HL = SOURCE IX = FONT TABLE
006C D0FE03 2549      WRITL1: LD C,(IX+17BYTE)
006E 0600 2550      LD B,0
0071 D0F5 2551      PUSH IX ; CAPTURE STACK POINTER
0072 14010004 2552      LD IX,0
0077 D0F9 2553      ADD IX,SP
0079 D0F5 2554      PUSH IX ; SAVE CAPTURED STACK
007A D1 2555      POP IX ; DE = CAPTURED STACK
007C 3F00 2556      LD A,00H ; SET EXPAND TO 00.11
007E D319 2557      OUT (XPAND),A
0080 3F00 2558      LD A,00H ; SET EXPAND BIT
0082 D300 2559      OUT (MAGIC),A
0084 FD7F06 2560      LD A,(1Y+CBC) ; GET CONTROL BYTE
0087 E630 2561      AND 030H ; ISOLATE ENLARGE AMOUNT
0089 2821 2562      JR Z,WRITL3-4 ; JUMP IF ZERO
008A 07 2563      RCR A
008C 07 2564      RCR A
008D EB 2565      WRITL1: EX DE,HL
008E AF 2566      AND A ; CLEAR CARRY BIT
0090 ED42 2567      SBC HL,BC ; COMPUTE STACK FRAME SIZE
0091 ED42 2568      SBC HL,BC
0093 F9 2569      LD SP,HL ; SEIZE STACK SPACE
0094 C484 2570      RES 6,H ; MAGICIFY THE ADDRESS
0096 F5 2571      PUSH AF
0097 41 2572      LD B,C
0098 1A 2573      WRITL2: LD A,(DE) ; GET SOURCE BYTE
0099 13 2574      INC DE
009A 77 2575      LD (HL),A ; EXPAND IT
009B 23 2576      INC HL
009C 77 2577      LD (HL),A ; FLUSHETH
009D 23 2578      INC HL
009E 10F8 2579      DJNZ WRITL2-4
00A0 C821 2580      SLA C
00A2 F3 2581      POP AF
00A3 210000 2582      LD HL,0 ; CAPTURE STACK TOP AGAIN
00A6 39 2583      ADD HL,SP
00A7 54 2584      LD D,H ; SET DE=HL
00A8 5D 2585      LD E,L ; FOR NEXT DEST COMBO
00A9 3D 2586      DEC A
00AA 2821 2587      JR NZ,WRITL1-4
                2588 ; NOW DO WRITE TO SCREEN
00AC CD3F08 2589      WRITL3: MVI D,030H ; GET ITERATION COUNTER
00AF CD7400 2590      MVI D,00H
00B2 FD7F06 2591      LD A,(1Y+CBC)
00B5 D319 2592      OUT (XPAND),A
00B7 E630 2593      AND 030H
00B9 F600 2594      OR 0
00BB CD6608 2595      CALL KETHA
00BE EB 2596      EX DE,HL
00BF F5 2597      WRITL4: PUSH AF
00C1 C5 2598      PUSH BC
00C3 D5 2599      PUSH DE

```

```

0802 E5 2600 PUSH HL
0803 43 2601 LD B,C
0804 1A 2602 NR115: LD H,(DE)
0805 13 2603 INC DE
0806 77 2604 LD (HL),H
0807 23 2605 INC HL
0808 77 2606 LD (HL),H
0809 23 2607 INC HL
080A 10F8 2608 DJNZ NR115-$
080B FD7F04 2609 LD H,(CY+DE) ; IS FLUSHOUT NEEDED?
080C F677 2610 HAD BC
080D 2800 2611 JR Z,NR116-1 ; JUMP IF NOT
080E 70 2612 LD (HL),H
080F E3 2613 NR116: POP HI ; STEP TO NEXT LINE
0810 FE28 2614 LD C,MYTFL
0811 09 2615 HAD HL,BC
0812 D1 2616 POP DE
0813 03 2617 POP BC
0814 F3 2618 POP AF
0815 D30C 2619 OUT (MAGIC),H
0816 10F8 2620 DJNZ NR114-$
0817 D0F9 2621 LD SP,IX ; RESTORE STACK
0818 D0L1 2622 POP IX
0819 C9 2623 RET
    
```

```

2625 ; MACRO TO GENERATE CHARACTER PATTERN TABLE ENTRY
2626 DEFCHR MACR BA, BB, BC, BD, BE, BF, BG
2627 DEF B #A
2628 DEF B #B
2629 DEF B #C
2630 DEF B #D
2631 DEF B #E
2632 DEF B #F
2633 DEF B #G
2634 ENDM
    
```

```

2636 ; LARGE CHARACTER SET (8 X 8)
08E4 2637 LRCHR
08E4 2638 DEFCHR 000H, 000H, 000H, 000H, 000H, 000H, 000H ; SPACE
08E8 2639 DEFCHR 000H, 000H, 000H, 000H, 000H, 000H, 000H ; !
08F2 2640 DEFCHR 050H, 050H, 050H, 000H, 000H, 000H, 000H ; *
08F9 2641 DEFCHR 040H, 040H, 0F0H, 040H, 0F0H, 040H, 040H ; #
0900 2642 DEFCHR 020H, 070H, 030H, 070H, 000H, 0F0H, 020H ; $
0907 2643 DEFCHR 0C0H, 0C0H, 010H, 020H, 040H, 090H, 010H ; %
090E 2644 DEFCHR 050H, 090H, 040H, 050H, 0F0H, 050H, 060H ; &
0915 2645 DEFCHR 060H, 060H, 060H, 000H, 000H, 000H, 000H ; '
091C 2646 DEFCHR 010H, 020H, 030H, 020H, 020H, 020H, 010H ; (
0923 2647 DEFCHR 040H, 020H, 020H, 020H, 020H, 020H, 040H ; )
092A 2648 DEFCHR 000H, 0F0H, 070H, 0F0H, 070H, 0F0H, 000H ; *
0931 2649 DEFCHR 000H, 020H, 070H, 0F0H, 020H, 020H, 000H ; +
0938 2650 DEFCHR 000H, 000H, 000H, 060H, 060H, 020H, 040H ; ,
093F 2651 DEFCHR 000H, 000H, 000H, 0F0H, 000H, 000H, 000H ;
0946 2652 DEFCHR 000H, 000H, 000H, 000H, 000H, 060H, 060H ;
094D 2653 DEFCHR 000H, 000H, 010H, 020H, 040H, 050H, 000H ;
0954 2654 DEFCHR 070H, 080H, 080H, 080H, 080H, 080H, 070H ; 0
095B 2655 DEFCHR 070H, 060H, 020H, 020H, 020H, 020H, 070H ; 1
0962 2656 DEFCHR 070H, 080H, 000H, 070H, 080H, 080H, 0F0H ; 2
    
```

09X9	2657	DEFCHR 070H, 080H, 090H, 0A0H, 0B0H, 0C0H, 0D0H ; 5
09Y0	2658	DEFCHR 0E0H, 0F0H, 100H, 110H, 120H, 130H, 140H ; 4
09Y7	2659	DEFCHR 150H, 160H, 170H, 180H, 190H, 1A0H, 1B0H ; 5
09Z0	2660	DEFCHR 1C0H, 1D0H, 1E0H, 1F0H, 200H, 210H, 220H ; 6
09Z5	2661	DEFCHR 230H, 240H, 250H, 260H, 270H, 280H, 290H ; 7
09ZC	2662	DEFCHR 2A0H, 2B0H, 2C0H, 2D0H, 2E0H, 2F0H, 300H ; 8
09ZD	2663	DEFCHR 310H, 320H, 330H, 340H, 350H, 360H, 370H ; 9
09ZM	2664	DEFCHR 380H, 390H, 3A0H, 3B0H, 3C0H, 3D0H, 3E0H ; :
09ZP	2665	DEFCHR 3F0H, 400H, 410H, 420H, 430H, 440H, 450H ; :
09ZQ	2666	DEFCHR 460H, 470H, 480H, 490H, 4A0H, 4B0H, 4C0H ; <
09ZR	2667	DEFCHR 4D0H, 4E0H, 4F0H, 500H, 510H, 520H, 530H ; =
09ZS	2668	DEFCHR 540H, 550H, 560H, 570H, 580H, 590H, 5A0H ; >
09ZT	2669	DEFCHR 5B0H, 5C0H, 5D0H, 5E0H, 5F0H, 600H, 610H ; ?
09ZU	2670	DEFCHR 620H, 630H, 640H, 650H, 660H, 670H, 680H ; @
09ZV	2671	DEFCHR 690H, 6A0H, 6B0H, 6C0H, 6D0H, 6E0H, 6F0H ; A
09ZW	2672	DEFCHR 700H, 710H, 720H, 730H, 740H, 750H, 760H ; B
09ZX	2673	DEFCHR 770H, 780H, 790H, 7A0H, 7B0H, 7C0H, 7D0H ; C
09ZY	2674	DEFCHR 7E0H, 7F0H, 800H, 810H, 820H, 830H, 840H ; D
09ZA	2675	DEFCHR 850H, 860H, 870H, 880H, 890H, 8A0H, 8B0H ; E
09ZB	2676	DEFCHR 8C0H, 8D0H, 8E0H, 8F0H, 900H, 910H, 920H ; F
09ZC	2677	DEFCHR 930H, 940H, 950H, 960H, 970H, 980H, 990H ; G
09ZD	2678	DEFCHR 9A0H, 9B0H, 9C0H, 9D0H, 9E0H, 9F0H, A00H ; H
09ZE	2679	DEFCHR A10H, A20H, A30H, A40H, A50H, A60H, A70H ; I
09ZF	2680	DEFCHR A80H, A90H, AA0H, AB0H, AC0H, AD0H, AE0H ; J
09ZG	2681	DEFCHR AF0H, B00H, B10H, B20H, B30H, B40H, B50H ; K
09ZH	2682	DEFCHR B60H, B70H, B80H, B90H, BA0H, BB0H, BC0H ; L
09ZI	2683	DEFCHR BD0H, BE0H, BF0H, C00H, C10H, C20H, C30H ; M
09ZJ	2684	DEFCHR C40H, C50H, C60H, C70H, C80H, C90H, CA0H ; N
09ZK	2685	DEFCHR CB0H, CC0H, CD0H, CE0H, CF0H, D00H, D10H ; O
09ZL	2686	DEFCHR D20H, D30H, D40H, D50H, D60H, D70H, D80H ; P
09ZM	2687	DEFCHR D90H, DA0H, DB0H, DC0H, DD0H, DE0H, DF0H ; Q
09ZN	2688	DEFCHR E00H, E10H, E20H, E30H, E40H, E50H, E60H ; R
09ZO	2689	DEFCHR E70H, E80H, E90H, EA0H, EB0H, EC0H, ED0H ; S
09ZP	2690	DEFCHR EE0H, EF0H, F00H, F10H, F20H, F30H, F40H ; T
09ZQ	2691	DEFCHR F50H, F60H, F70H, F80H, F90H, FA0H, FB0H ; U
09ZR	2692	DEFCHR FC0H, FD0H, FE0H, FF0H, 1000H, 1001H, 1002H ; V
09ZS	2693	DEFCHR 1003H, 1004H, 1005H, 1006H, 1007H, 1008H, 1009H ; W
09ZT	2694	DEFCHR 100AH, 100BH, 100CH, 100DH, 100EH, 100FH, 1010H ; X
09ZU	2695	DEFCHR 1011H, 1012H, 1013H, 1014H, 1015H, 1016H, 1017H ; Y
09ZV	2696	DEFCHR 1018H, 1019H, 101AH, 101BH, 101CH, 101DH, 101EH ; Z
09ZW	2697	DEFCHR 101FH, 1020H, 1021H, 1022H, 1023H, 1024H, 1025H ; [
09ZX	2698	DEFCHR 1026H, 1027H, 1028H, 1029H, 102AH, 102BH, 102CH ; \
09ZY	2699	DEFCHR 102DH, 102EH, 102FH, 1030H, 1031H, 1032H, 1033H ; ]
09ZA	2700	DEFCHR 1034H, 1035H, 1036H, 1037H, 1038H, 1039H, 103AH ; ^
09ZB	2701	DEFCHR 103BH, 103CH, 103DH, 103EH, 103FH, 1040H, 1041H ; _
09ZC	2702	DEFCHR 1042H, 1043H, 1044H, 1045H, 1046H, 1047H, 1048H ; DOWN ARROW
09ZD	2703	DEFCHR 1049H, 104AH, 104BH, 104CH, 104DH, 104EH, 104FH ; RIGHT ARROW
09ZE	2704	DEFCHR 1050H, 1051H, 1052H, 1053H, 1054H, 1055H, 1056H ; MULTIPLY
09ZF	2705	DEFB 0
09ZG	2706	DEFB 20H
09ZH	2707	DEFB 0
09ZI	2708	DEFB 0F0H
09ZJ	2709	DEFB 0
09ZK	2710	DEFB 20H
09ZL	2711	; ** LAST BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIRST
09ZM	2712	; BYTE OF ...
09ZN	2713	; SMALL CHARACTERS (4 X 6)
09ZO	2714	SMULCHR
09ZP	2715	DEFS 000H, 000H, 000H, 000H, 000H ; SPACE

```

0A04 D0E3 2717 MJUMP: POP IX
0A06 F3 2718 FX (SP),HL
0A07 D1E4 2719 JP (IX)
2721 ;NAME: CONVERT KEY CODE TO ASCII
2722 ;PURPOSE: SAME
2723 ;INPUT: A=KEY CODE
2724 ;OUTPUT: A=ASCII EQUIVALENT
2725 ;HOW: TABLE LOOKUP
0A09 2726 MKCTAB:
0A09 48 2727 LD C,B
0A0A 0600 2728 LD B,0
0A0C 21D50A 2729 LD HL,KCTAB
0A0E 09 2730 ADD HL,BC
0A0F 7E 2731 LD A,(HL)
0A11 FD7709 2732 @+RCG: LD (Y+CBH),A
0A14 C9 2733 RET

0A15 2735 KCTAB:
0A15 20 2736 DEFB ' ' ;SPACE
0A16 43 2737 DEFB 'C' ;BULLET
0A17 5E 2738 DEFB 5EH ;UP ARROW
0A18 5C 2739 DEFB 5CH ;DOWN ARROW
0A19 25 2740 DEFB 'Z' ;
0A1A 52 2741 DEFB 'R' ;RECALL
0A1B 53 2742 DEFB 'S' ;STORE
0A1C 38 2743 DEFB '+' ;PLUS-MINUS
0A1D 2F 2744 DEFB '/' ;DIVIDE
0A1E 37 2745 DEFB '?' ;
0A1F 38 2746 DEFB '8' ;
0A20 39 2747 DEFB '9' ;
0A21 2A 2748 DEFB '*' ;TIMES
0A22 34 2749 DEFB '4' ;
0A23 35 2750 DEFB '5' ;
0A24 36 2751 DEFB '6' ;
0A25 2D 2752 DEFB '-' ;MINUS
0A26 31 2753 DEFB '1' ;
0A27 32 2754 DEFB '2' ;
0A28 33 2755 DEFB '3' ;
0A29 2B 2756 DEFB '+' ;PLUS
0A2A 26 2757 DEFB '&' ;&
0A2B 30 2758 DEFB '@' ;@
0A2C 2E 2759 DEFB '.' ;POINT
0A2D 3D 2760 DEFB '=' ;EQUALS

2762 ; NAME: FILL AREA
2763 ; PURPOSE: SET REGION OF SCREEN TO CONSTANT VALUE
2764 ; INPUT: A = DATA TO FILL WITH
2765 ; BC = NUMBER OF BYTES TO FILL
2766 ; DE = STARTING ADDRESS OF REGION TO FILL
0A2F EF 2767 MULL: EX DE,HL
0A31 77 2768 MULL: LD (HL),A ; STUFF BYTE
0A34 E1D5 2769 CP) ; RUMP HL, DEC BC
0A37 E1E101 2770 JP PC,MULL
0A3A C9 2771 RET
2773 ; NAME: RELATIVE TO ABSOLUTE
2774 ; PURPOSE: COORDINATE CONVERSION
2775 ; INPUT: E = X COORDINATE
2776 ; D = Y COORDINATE
2777 ; A = MAGIC REGISTER VALUE TO USE

```

```

2778 ; OUTPUT: DE = ABSOLUTE ADDRESS
2779 ; A = MAGIC REGISTER TO USE
2780 ; MAGIC ENTRY POINT
00F6 0D0000 2781 MRELAR: CALL KELLTA
00F9 1805 2782 JR MRELAR-4
2783 ; NONMAGIC ENTRY POINT
00FB 0D4F00 2784 MRELAR: CALL KELLTA
00FE 04+2 2785 SET 6,D ; NONMAGIC THE ADDRESS
0E00 FD7304 2786 MRELAR: LD (1Y+CB),E ; UPDATE CB DE
0E03 FD7305 2787 LD (1Y+CB),D
0E06 1809 2788 MPROG: JR GPROG-4
2789 ; MAGIC ENTRY POINT
0E08 0D4E00 2790 KELLTA: CALL KELLTA
0E0B 030C 2791 OUT (MAGIC),A
0E0D 09 2792 RET
0E0E 00 2793 CKSUM2: DEFB 0 ; *** CHECKSUM ***
0E0F 2794 DEFS 0E0H,0F0H,0A0H,090H,0E0H ; 0
0E14 2795 DEFS 040H,040H,040H,040H,040H ; 1
0E19 2796 DEFS 0E0H,020H,0E0H,0E0H,0E0H ; 2
0E1E 2797 DEFS 0E0H,020H,060H,020H,0E0H ; 3
0E23 2798 DEFS 0A0H,0A0H,0E0H,020H,020H ; 4
0E28 2799 DEFS 0E0H,080H,0E0H,020H,0E0H ; 5
0E2D 2800 DEFS 0E0H,080H,0E0H,0A0H,0E0H ; 6
0E32 2801 DEFS 0E0H,020H,020H,020H,020H ; 7
0E37 2802 DEFS 0E0H,0A0H,0E0H,0A0H,0E0H ; 8
0E3C 2803 DEFS 0E0H,0A0H,0E0H,020H,0E0H ; 9
0E41 2804 DEFS 0E0H,0A0H,0A0H,0A0H,0A0H ; :
0E46 2805 DEFS 0A0H,0E0H,0E0H,0E0H,0E0H ; BULLET

2807 ; MOVE ROUTINE
0E4B ED00 2808 MOVE: LDIR
0E4D 09 2809 RET

2811 ; SYSTEM ENTRY POINT FOR NONMAGIC ADDRESSES
0E4E E5 2812 KELLTA: PUSH HL
0E4F E6FC 2813 AND 04CH ; TOSS OUT SHIFT AMOUNT
0E51 6F 2814 LD L,A ; SAVE
0E52 7B 2815 LD H,E ; GET X
0E53 E600 2816 AND 03H ; ISOLATE SHIFT AMOUNT
0E55 85 2817 OR L ; COMBINE WITH MR
0E56 F5 2818 KELLTA: PUSH AF
0E57 E640 2819 AND 040H ; IS FLOPPED BIT SET?
0E59 7B 2820 LD H,F
0E5A 2800 2821 JR Z,KELLTA-4 ; JUMP IF NOT
0E5C 7F 2822 CPL ; YEP - UNFLOP THE COORDINATE
0E5D 0600 2823 ADD H,160
0E5F 6A 2824 KELLTA: LD L,D ; HL = Y
0E60 2600 2825 LD H,0
0E62 29 2826 ADD HL,H ; SET HL = Y * 8
0E63 29 2827 ADD HL,H
0E64 29 2828 ADD HL,H
0E65 54 2829 LD D,H
0E66 50 2830 LD E,L
0E67 29 2831 ADD HL,H ; SET HL = Y * 32
0E68 29 2832 ADD HL,H
0E69 39 2833 ADD HL,DE ; SET HL = Y * 40

```

```

0864 C8C4 2834 SRL A ; A = X 4
086C C8CF 2835 SRL A
086E 5F 2836 LD F,A
086F 1608 2837 LD D,0
0871 19 2838 ADD HL,DE ; HL = Y * 40 + X 4
2839 IF NHHWR-1
2840 ENDF
0872 FB 2841 EX DE,HL

```

```

2843 ; NAME: RETURN FROM MACRO SUBROUTINE
2844 ; PURPOSE: RETURN CONTROL TO CALLER
2845 ; THIS CODE WAS 'STOLEN' FROM RELABS SINCE
2846 ; IT DOES THE STACK CLEANUP THAT MKF1 DOES

```

```

0873 F1 2847 MAFB: POP AF
0874 E1 2848 POP HL
0875 C9 2849 RET

```

```

2851 ; ENTRY FOR USER
0876 CD760H 2852 INHNB: CALL XNIB
0879 1838 2853 JR MKR0G-4

```

```

2855 ; NAME: INDEX NIBBLE
2856 ; PURPOSE: LOAD OF SPECIFIED NIBBLE RELATIVE TO BASE ADDR
2857 ; INPUT: C = NIBBLE NUMBER
2858 ; HL = BASE ADDRESS
2859 ; OUTPUT: NIBBLE RETURNED RIGHT JUSTIFIED IN A
2860 ; DESCRIPTION: BYTE = NIBBLE * 2+BASE
2861 ; THE LOW ORDER NIBBLE OF A GIVEN BYTE IS ADDRESSED
2862 ; BY AN EVEN NIBBLE NUMBER.

```

```

0878 E5 2863 XNIB: PUSH HL
087C C5 2864 PUSH BC
087D 0600 2865 LD B,0
087F C829 2866 SRL C
0883 09 2867 ADD HL,BC
0887 7F 2868 LD A,(HL)
088C C1 2869 POP BC
088A C841 2870 RLL B,C
0886 2801 2871 JR Z,XNIB1-4
0888 0F 2872 RRCH
0889 0F 2873 RRCH
088A 0F 2874 RRCH
088B 0F 2875 RRCH
088C E60F 2876 XNIB1: AND 0FH
088F F1 2877 POP HL
0894 C9 2878 RET

```

```

2880 ; NAME: STORE NIBBLE
2881 ; PURPOSE: NIBBLE STORING (!)
2882 ; INPUT: A = NIBBLE TO STORE
2883 ; C = NIBBLE NUMBER (AS IN XNIB)
2884 ; HL = BASE ADDRESS

```

```

0890 E5 2885 MFINB: PUSH HL
0891 C5 2886 PUSH BC
0892 0600 2887 LD B,0
0894 C829 2888 SRL C

```

```

0896 09 2889 ADD HL,BC
0897 03 2890 POP BC
0898 0B41 2891 BIT 0,C
0899 2889 2892 JR Z,PUNH1-$
                2893 ; H.O. CASE - SHIFT IT
089C 07 2894 RLC A
089D 07 2895 RLC A
089E 07 2896 RLC A
089F 07 2897 RLC A
08A0 0E 2898 XOR (HL) ; NEXT COMBINE TRICK (SEE DDJ JUNE 76
08A1 E6F0 2899 AND 0F0H ; PG. 9)
08A3 1803 2900 JR PUNH2-$
08A5 0E 2901 PUNH1: XOR (HL) ; L.O. CASE
08A6 E60F 2902 AND 0FH
08A8 0E 2903 PUNH2: XOR (HL)
08A9 77 2904 LD (HL),A
08AA E1 2905 POP HL
08AB 09 2906 RET

```

```

2908 ; NAME : INDEX WORD TABLE (WORD INDEX)
2909 ; PURPOSE : TO INDEX AN ARRAY OF DEFW'S
2910 ; INPUTS : A=INDEX NUMBER (0-255)
2911 ; HL -> TABLE ENTRY 0
2912 ; OUTPUTS : DE = ENTRY LOOKED UP
2913 ; HL = POINTER TO ENTRY IN TABLE

```

```

08AC 5F 2914 MINDW: LD E,A
08AD 1600 2915 LD D,0
08AF 0B23 2916 SLA F
08B1 0B22 2917 RL D ; DE*2
08B3 19 2918 ADD HL,DE
08B4 5C 2919 LD F,(HL)
08B5 23 2920 INC HL
08B6 56 2921 LD D,(HL)
08B7 2B 2922 DEC HL
08B8 0E400 2923 STIBDF: CALL FINDEX
08BA 1808 2924 JR MINDW1-$ ; JOIN STORE IN INDEX BYTE

```

```

2926 ; NAME : INDEX BYTE TABLE
2927 ; PURPOSE : TABLE LOOKUP
2928 ; INPUTS : A = INDEX NUMBER
2929 ; OUTPUT : A = VALUE OF BYTE
2930 ; HL = POINTER TO TABLE ENTRY

```

```

08BD 5F 2931 MINDB: LD E,A
08BE 1600 2932 LD D,0
08C0 19 2933 ADD HL,DE
08C1 7F 2934 LD A,(HL)
08C2 FD7769 2935 LD (IV+0AH),A
08C3 FD740B 2936 MINDB1: LD (IV+0BH),A
08C5 FD750A 2937 LD (IV+0CL),L
08C8 09 2938 RET

```

```

2940 ; NAME : DISPLAY TIME
2941 ; PURPOSE : DISPLAY TIME ON SCREEN
2942 ; INPUTS : E = X COORD
2943 ; D = Y COORD
2944 ; C = SAME AS DISCHR (OPTIONS EXCEPT BIT 7 = 1
2945 ; TO DISPLAY COLON AND SECONDS
2946 ; OUTPUTS : NONE

```

```

0000 2947 MDIST1:
0000 D0210000 2948 LD IX,5H:FN1
0000 0642 2949 LD B,42H
0002 21EF4F 2950 LD HL,(TIMING)
0005 05 2951 PUSH BC
0006 FD0066FF 2952 RFS 7,(IV+CBC)
000A CDE100 2953 CALL BCDISP
000D 03 2954 POP BC
000E 0879 2955 BIT 7,C
0000 08 2956 RET Z
00E1 3E00 2957 LD A,00H:00H
00E3 CDE107 2958 CALL DISPCH
00E6 0642 2959 LD B,42H
00E8 21ED4F 2960 LD HL,(SECS)
2961 ; AND FALL INTO ...

2963 ; NAME: DISPLAY BCD NUMBER
2964 ; INPUT: B = NUMBER DISPLAY OPTIONS
2965 ; C = CHARACTER DISPLAY OPTIONS
2966 ; DE = Y,X COORDINATES
2967 ; HL = NUMBER ADDRESS (POINTS AT LO BYTE)
2968 ; IX = ALTERNATE FONT (IF USED)
2969 ; OUTPUT: DE UPDATED
2970 ; DESCRIPTION: THIS ROUTINE CONVERTS EACH NUMBER INTO
2971 ; ASCII AND DISPLAYS IT THE NORMALLY ILLEGAL BCD
2972 ; VALUES ARE DISPLAYED AS CODES 20,30,2F RESPECTIVELY.
2973 ; THE NUMBER DISPLAY OPTIONS BYTE IS FORMATED AS FOLLOWS:
2974 ; BIT 7 SET IF LEADING ZERO SUPPRESSION HADDED
2975 ; BIT 6 SET IF USE OF ALTERNATE FONT HADDED
2976 ; BITS 5-0 NUMBER OF DIGITS TO DISPLAY (NOT NUMBER OF BYTES!!!)
00F8 78 2977 BCDISP: LD A,B ; GET OPTIONS
00FC E63F 2978 AND 3FH ; ISOLATE NUMBER OF DIGITS
00FE 3D 2979 BCD00: DEC A
00FF F8 2980 RET M ; QUIT IF NULL OR NO MORE
0000 4F 2981 LD C,A ; SAVE
00E1 C07000 2982 CALL X00H ; GET NEXT DIGIT
00F4 2007 2983 JR NZ,BCD01-$ ; JUMP IF NONZERO
00F6 0878 2984 BIT 7,B ; IS ZERO SUPPRESS ON?
00F8 2803 2985 JR Z,BCD01-$ ; JUMP IF NOT
00FA 03 2986 OR C ; LAST DIGIT?
00FB 2004 2987 JR NZ,BCD01-$ ; JUMP IF NOT
00FD C848 2988 BCD01: RES 7,B ; CLEAR LEADING ZERO FLAG
00FF C606 2989 ADD A,6
0001 E60F 2990 AND 0FH
0003 C620 2991 ADD A,20H
0005 0870 2992 BCD02: BIT 6,B ; ALTERNATE FONT?
0007 2802 2993 JR Z,BCD03-$ ; JUMP IF NO
0009 F680 2994 OR 80H ; YEA - SET THE BIT
000B CDE107 2995 BCD03: CALL DISPCH ; DISPLAY THE CHAR
000E 79 2996 LD A,C ; GET LOOP COUNTER IN A
000F 1800 2997 JR BCD06-$ ; AND GO FOR NEXT
0011 3E20 2998 BCD04: LD A,' ' ; LEADING ZERO - WRITE A SPACE
0013 18F0 2999 JR BCD02-$

3000 ; NAME: INCREMENT SCORE
3002 ; PURPOSE: INCREMENT SCORE AND COMPARE TO END SCORE.
3003 ; INPUTS: HL -> PLAYER SCORE LOW ADDR OF 3 BYTES
3004 ; OUTPUTS: (SPEND OF GAME)B SET IF MAX SCORE REACHED

```



```

0015 0603 3005 MINUSC: LD B,3
0017 E5 3006 PUSH HL
0018 7E 3007 INCL OP: LD A,(HL)
0019 0601 3008 ADD A,1
001B 77 3009 DPH
001C 77 3010 LD (HL),A
001D 2003 3011 JR NZ,CMPIT-4
001F 23 3012 INC HL
0020 10F6 3013 DJNZ INCL OP-4
0022 E1 3014 CMPIT: POP HL
0023 23 3015 INC HL
0024 23 3016 INC HL
0025 30184F 3017 LD A,(GAME1B)
0028 034F 3018 BIT GSUSCR,H
002A 08 3019 RET Z
002B 11F64F 3020 LD DE,ENDSCR+2
002E 0603 3021 LD B,3
0030 1A 3022 CML OP: LD A,(DE)
0031 0F 3023 CP (HL)
0032 2807 3024 JR Z,REPEAT-4 ; ENDSCR = SCORE
0034 0A 3025 RET NC ; ENDSCR > SCORE
0035 29F84F 3026 SETEND: LD HL,GAME1B ; ENDSCR < SCORE
0038 03FF 3027 SET GSSENT,(HL)
003B 09 3028 RET
003C 3B 3029 REPEAT: DEC DE
003E 2B 3030 DEC HL
003D 10F3 3031 DJNZ CML OP-4
003F 10F4 3032 JR SETEND-4

```

```

3034 ; NAME: QUIT
3035 ; PURPOSE: HOLD PRESENT GAME SCORE UNTIL KEY HIT OR RESET
3036 ; SAY GAME OVER
0041 3037 ROUT1: SYSSUR STRDIS
0043 30 3038 DEFB 48
0044 18 3039 DEFB 24
0045 4C 3040 DEFB 010001000
0046 570C 3041 DEFB GMOV
0048 3042 SYSTEM ACTINI ; ACTIVATE INTERRUPTS
004A 3043 ROUT1: SYSSUR SENTRY ; WAIT FOR SOMETHING TO HAPPEN
004C 1402 3044 DEFB HK:YS
004E FE14 3045 CP ST0
0050 2004 3046 JR Z,ROUT12-4 ; TRIGGER CHANGE?
0052 FE13 3047 CP SKYD ; KEY HIT?
0054 20F4 3048 JR NZ,ROUT11-4 ; NO - KEEP GOING
0056 07 3049 ROUT12: RST 0 ; YES - RESET
0057 47434D45 3050 GMOV: DEFB 'GAME'
0058 06 3051 DEFB 6
005C 4F564552 3052 DEFB 'OVER'
0060 00 3053 DEFB 0
3055 ; *****
3056 ; * MENU ROUTINES *
3057 ; *****
>0060 3058 NOLINE EQU 9C ; NUMBER OF DISPLAYED LINES
>0060 3059 MIN EQU 0 ; NEXT FIELD
>0061 3060 MINH EQU 1
>0062 3061 MINFL EQU 2 ; STRING ADDRESS
>0063 3062 MINFH EQU 3
>0064 3063 MINL EQU 4 ; GO TO ADDRESS
>0065 3064 MINH EQU 5

```

```

3066 ; SYSTEM POWER UP ROUTINE
0C61 306020 3067  MNRUP: LD  R,(FIRSTC) ; GET FIRST CASSETTE LOCATION
0C64 FF03 3068      CP  0C34      ; IS IT A JUMP??
0C66 306020 3069      JP  Z,FIRSTC  ; JUMP TO IT IF SO
0C69 310E4F 3070      LD  SP,BEGRAM
0C6C      3071      SYSSUB FILL    ; CLEAR SYSTEM RAM
0C6E 0E4F 3072      DEFB BEGRAM
0C70 3070 3073      DEFB 50
0C72 00 3074      DEFB 0
0C73 30740F 3075      LD  (CURTIME),A ; CLEAR SHIFTER
0C76 20 3076      DEC  A
0C77 30704F 3077      LD  (TIMEOUT),A ; CLEAR TIMEOUT WATCHDOG
0C78      3078      SYSTEM INTRC:
0C7C      3079      DO  FANSTC
0C7D      3080      DO  SETOUT
0C7E 14 3081      DEFB (NOCLINE*2)-1
0C7F 29 3082      DEFB 43
0C80 00 3083      DEFB 8
0C81      3084      DO  COLSET
0C82 1300 3085      DEFB MENUCL
0C84      3086      DO  ACTJNT
0C85      3087      EXIT
0C86 11F30D 3088      LD  DE,GAMSTR  ; 'SELECT GAME' AS TITLE
0C89 210020 3089      LD  HL,FIRSTC  ; ASSUME MENU STARTS IN CASSETTE
0C8C 7E 3090      LD  A,(HL)    ; GET FIRST CASSETTE BYTE
0C8D 23 3091      INC  HL
0C8E FE55 3092      CP  55H      ; IS SENTINEL THERE?
0C90 2803 3093      JR  Z,PARUP1-4 ; YEP - JUMP
0C92 213802 3094      LD  HL,GUNLAK ; WRONG - USE ONBOARD ONLY
0C95      3095  PARUP1: SYSTEM MENU ; DISPLAY THE MENU
    
```

```

3097 ; NAME:      DISPLAY MENU AND BRANCH ON CHOICE
3098 ; INPUT:     HL = MENU LIST
3099 ;           DE = MENU TITLE
3100 ; OUTPUT:    DE = TITLE OF SELECTION MADE
3101 ; DESCRIPTION:
3102 ;           THE MENU LIST IS A LINKED LIST OF THE FOLLOWING FORMAT
3103 ; *****
3104 ; * 0 * NEXT ENTRY      *
3105 ; * 1 *                 *
3106 ; *****
3107 ; * 2 * STRING ADDRESS *
3108 ; * 3 *                 *
3109 ; *****
3110 ; * 4 * BRANCH TO ADDRESS *
3111 ; * 5 *                 *
3112 ; *****
3113 ; THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
3114 ; A MAXIMUM OF EIGHT ENTRIES MAY BE DISPLAYED.
    
```

```

0C97 E5 3115  MMENU: PUSH HL
0C98 E5 3116      PUSH HL
0C99 0D390D 3117      CALL MNLK  ; CLEAR SCREEN AND THROUGH TITLE
0C9C      3118      XYRELL DE,16,32
0C9F 000900 3119      LD  BC,1094H ; INITIALIZE ENTRY # AND COLOR
0CA2 D043 3120  MNU: POP  IX ; FIRST ENTRY TO IX
0CA4 78 3121      LD  A,B      ; SELECTION NUMBER TO A
0CA5 0630 3122      ADD  A,'0'   ; MAKE IT ASCII
0CA7      3123      SYSTEM CHRDIS ; AND SHOW IT
    
```

```

00C9 3E7D 3124 LD R,? ; DISPLAY DASH
00CA 3E7E 3125 SYSTEM CHRDIS
00CB D06603 3126 LD H,(IX+MHSAD) ; HL = STRING ADDRESS
00CC D06602 3127 LD L,(IX+MHSAL)
00CD 3E78 3128 SYSTEM STRDIS ; DISPLAY SELECTION
00CE 3E79 3129 LD R,B
00CF 82 3130 ADD R,D ; TO NEXT LINE
00D0 57 3131 LD D,A
00D1 3E70 3132 LD E,16
00D2 04 3133 INC R ; BUMP ENTRY #
00D3 D06601 3134 LD H,(IX+MHSH) ; HL = NEXT ENTRY ADDR
00D4 D06600 3135 LD L,(IX+MHL)
00D5 E5 3136 PUSH HL
00D6 7C 3137 LD R,H
00D7 65 3138 OR L
00D8 2B08 3139 JR NZ,MHNUM-# ; NO - JUMP BACK
3140 ; AT THIS POINT HL = 0, (SP) = 0
00D9 39 3141 ADD HL,SP ; HL = STACK POINTER
00DA 05 3142 MHNUM: PUSH BC
00DB 010101 3143 LD BC,0101H
00DC 3144 XREFL DE,16,77 ; FEEDBACK ADDRESS
00DD 3145 SYSTEM GETNUM ; GET NUMBER
00DE 01 3146 POP BC
00DF 7E 3147 LD R,(HL) ; HOW DOES SHE LOOK?
00E0 A7 3148 AND A ; ZERO ENTERED?
00E1 2B03 3149 JR Z,MHNUM-# ; JUMP IF 50
00E2 B8 3150 CP R ; IN RANGE?
00E3 3B06 3151 JR C,MHNUM-# ; JUMP IF 50
00E4 3E3F 3152 MHNUM: LD R,?? ; DID ENTRY - SHON ?
00E5 3153 SYSTEM CHRDIS
00E6 1B09 3154 JR MHNUM-# ; GO BACK FOR NEXT TRY
00E7 E3 3155 MHNUM: POP HL ; THROW OUT ENTRY ADDR
00E8 D1 3156 POP DE ; RESTORE HEAD OF MENU LIST
00E9 47 3157 LD B,A ; NUMBER ENTERED TO B
00EA EB 3158 MHNUM: EX DE,HL ; HL = ENTRY PTR
00EB 5E 3159 LD E,(HL) ; DE = NEXT
00EC 23 3160 INC HL
00ED 56 3161 LD D,(HL)
00EE 10FF 3162 DJNZ MHNUM-# ; COUNT DOWN TO ENTRY
00EF 23 3163 INC HL
00F0 5E 3164 LD E,(HL) ; STRING TO DE
00F1 23 3165 INC HL
00F2 56 3166 LD D,(HL)
00F3 23 3167 INC HL
00F4 4E 3168 LD C,(HL) ; GO TO ADDRESS TO BC
00F5 23 3169 INC HL
00F6 46 3170 LD B,(HL)
00F7 E3 3171 POP HL ; HL = RETURN TO PLACE
00F8 F1 3172 POP AF ; THROW OUT OLD PC
00F9 05 3173 PUSH BC ; PUT NEW PC ON STACK
00FA E5 3174 PUSH HL ; AND PUT BACK DUMMY RETURN
00FB FD7304 3175 FIND3: LD (IV+CBE),E ; PASS BACK TITLE ADDRESS
00FC FD7205 3176 LD (IV+CBD),D
00FD 09 3177 RET ; AND GO BACK
3179 ; NAME: GET PARAM TTR
3180 ; PURPOSE: INPUT OF PROGRAM OPTIONS
3181 ; INPUT: A = NUMBER OF DIGITS
3182 ; BC = PROMPT STRING ADDRESS
3183 ; DE = FRAME TITLE ADDRESS
3184 ; HL = PARAMETER ADDRESS

```

```

3185 ; DESCRIPTION:
3186 ; THIS ROUTINE ASKS THE USER TO ENTER A NUMBER
3187 ; FIRST A MENU FRAME IS CREATED, USING THE STRING
3188 ; POINTED AT BY DE AS A TITLE. THE STRING 'ENTER'
3189 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING.
3190 ; GETNUM IS THEN CALLED TO INPUT THE NUMBER. FEEDBACK
3191 ; IS PROVIDED IN DOUBLE SIZED CHARACTERS.
3192 ; NOTE: ** THIS ROUTINE USES TWO SYSTEM LEVELS AND THE ALTERNATE SET
00FB F5 3193 MGETP: PUSH AF ; SAVE NUMBER OF DIGITS
00FC E5 3194 PUSH HL
00FD C5 3195 PUSH BC
00FE C01900 3196 CALL MNCIR
0001 3197 SYSSUK STRDIS ; DISPLAY 'ENTER'
0003 00 3198 DEFB 8
0004 20 3199 DEFB 32
0005 00 3200 DEFW 1001B
0006 B700 3201 DEFW ENTSTG
0008 E1 3202 POP HL
0009 3203 SYSTEM STRDIS ; DISPLAY WHAT TO ENTER
000A E1 3204 POP HL
000C F1 3205 POP AF
000D 47 3206 LD B,A
000E CFF1 3207 SET 6,C ; SET LARGE CHARS
0010 3208 XYKELL DE,48,48 ; LOAD FEEDBACK ADDRESS
0013 3209 SYSTEM GETNUM ; GET NUMBER
0015 3210 SYSSUK PAWS ; LET USER READ IT
0017 0F 3211 DEFB 15
0018 C9 3212 RET
3213 ; SUBROUTINE TO CLEAR SCREEN FOR MENU AND THROUGH TITLE
0019 D5 3214 MNCIR: PUSH DE
001A 3215 SYSSUK FILL
001C 0040 3216 DEFW NORMFM
001E 0001 3217 DEFW 11*BYTEPL
0020 00 3218 DEFB 0
0021 3219 SYSSUK FILL
0023 0041 3220 DEFW NORMFM+(11*BYTEPL)
0025 4000 3221 DEFW (NOUTNE-11)*BYTEPL
0027 55 3222 DEFB 55H
0028 E1 3223 POP HL
0029 3224 XYKELL DE,24,0 ; TITLE
002C 0E04 3225 LD C,01000B
002E 3226 SYSTEM STRDIS
0030 C9 3227 RET

3229 ; NAME: GET NUMBER
3230 ; INPUT: B = DISNUM OPTIONS
3231 ; C = CHRDIS OPTIONS FOR FEEDBACK
3232 ; DE = COORDINATES OF FEEDBACK AREA
3233 ; HL = ADDRESS OF WHERE TO STASH NUMBER
3234 ; DESCRIPTION: THIS ROUTINE CAN INPUT A NUMBER FROM
3235 ; EITHER THE KEYBOARD OR THE HAND CONTROL. KEYBOARD
3236 ; ENTRY PROCEEDS CONVENTIONALLY. GETNUM EXITS
3237 ; WHEN THE EQUALS KEY IS PRESSED OR THE REQUIRED NUMBER
3238 ; OF DIGITS IS ENTERED.
3239 ; PLAYER ONE HAND CONTROL MAY ALSO BE USED TO
3240 ; ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRIGGER
3241 ; THEN ROTATE THE POT UNTIL THE NUMBER YOU WISH TO
3242 ; ENTER IS SHOWN IN THE FEEDBACK AREA. PULL THE TRIGGER
3243 ; AGAIN TO REGISTER THE ENTRY. IF DURING THIS PROCESS
3244 ; THE KEYBOARD IS USED - KEYBOARD INPUT WILL OVERRIDE.

```

```

3245 ; THIS IS DONE TO PREVENT SOME BITHO FROM CONFUSING
3246 ; LARRY LUSKE.
0039 D9 3247 MGETN: EXX
003E C19540 3248 CHL1 CLRNUM ; CLEAR THE NUMBER
0035 4F 3249 LD C,A ; SET ZERO DIGITS IN - POT ENABLED
0036 FD7E87 3250 MGETN: LD R,(CY+CR0) ; ENTRY COMPLETE?
0039 89 3251 XOR C
0038 F63F 3252 AND 3FH
003E 08 3253 RET Z ; QUIT IF 50
003D 21360D 3254 LD H,MGETN
0040 F5 3255 PUSH HL
0041 3256 SYSSUB BRNED ; RANDOMIZE WHILE WE WAIT
0043 3257 SYSSUB SENTRY
0045 0000 3258 DEFI NUMBAS
0047 3259 SYSSUB D011
0049 403D 3260 DEFI GRUNDO
004B 09 3261 RET ; NOTHING - LOCK ON SENTRY
004C 3262 GRUNDO: JMP SKVD,MGETN6
004F 3263 JMP ST0,MGETN2
0052 3264 JMP SP0,MGETN3
3265 ; ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR, SO WE USED IT **
3266 ; TRIGGER ROUTINE.
0055 0E10 3267 MGETN: BIT 4,B ; 0-1 TRANS?
0057 08 3268 RET Z ; NO - IGNORE
0059 79 3269 LD R,C
0059 3C 3270 INC R ; ARE WE ALREADY IN POT MODE?
005B 280A 3271 JR Z,MGETN3-4 ; YEP - JUMP TO EXIT
005C 0879 3272 BIT 7,C ; POT LEGAL?
005E 0A 3273 RET NZ ; NO - IGNORE
005F 0E1F 3274 LD C,0FH ; SET POT FLAG
3275 ; POT ROUTINE
0053 79 3276 MGETN: LD R,C ; QUIT IF NOT IN POT MODE
0062 3C 3277 INC R
0063 08 3278 RET NZ
3279 ; HOW MANY DIGITS?
0064 D9 3280 EXX ; TO NORMAL SET
0065 78 3281 LD R,B ; SWITCH DIGITS
0066 D9 3282 EXX
0067 FF01 3283 CP 1 ; 1 PRAY TELL?
0069 0E00 3284 LD R,10
006B 2800 3285 JR Z,MGETN4-4 ; JUMP IF GOOD GUESS
006D 066A 3286 LD R,100 ; WRONG!
006F 185C 3287 MGETN: IN R,(POT0) ; GET CURRENT POT VALUE
0071 57 3288 LD D,R ; RANGE IT
0072 AF 3289 XOR R
0073 5F 3290 LD E,R
0074 67 3291 LD H,R
0075 19 3292 MGETN: ADD HL,D
0076 CF00 3293 ADC R,0 ; ADD EVERY CARRY TO R0
0078 27 3294 DSH
0079 10FA 3295 DJNZ MGETN5-4
007B D9 3296 EXX ; BACK TO NORMAL SET
007C 77 3297 LD (HL),R
007D 181A 3298 JR 10A,183-4
3299 ; KEYBOARD ROUTINE
007E 00 3300 MGETN: INC C ; POT MOD?
0080 203A 3301 JR NZ,MGETN7-4 ; JUMP IF NOT

```

```

0082 1D5940 3302 CALL CLNUM
0085 0C 3303 INC C ; SET ONE DIGIT SO FAR
0086 C3F9 3304 MGETN7: SET Z,C ; SET POT LOCKOUT
0088 3305 SYSTEM KCFSC
008A FE3D 3306 CP '=' ; EQUALS TYPED?
008C 2848 3307 JR Z,MGETN9-8 ; QUIT IF EQUALS
008E E60F 3308 AND R6H
0090 D9 3309 EXX
0091 3310 SYSTEM SHIFU ; SHIFT DIGIT UP
0093 D5 3311 MGETN8: PUSH DE
0094 3312 SYSTEM DJSRM
3313 ; ENTER HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETURN
0096 D1 3314 MGETN9: POP DE
0097 D9 3315 EXX ; BACK TO NORMAL
0098 C9 3316 RET

```

```

3318 ; SUBROUTINE TO CLEAR NUMBER
0099 C5 3319 CLNUM: PUSH BC
009A D9 3320 EXX ; TO NORMAL SET
009B E5 3321 PUSH HL
009C 78 3322 LD A,B
009D 3C 3323 INC A
009E E63E 3324 AND 3EH
009A 1F 3325 RRA ; LIEU HARP MEMORIAL PATCH#2
00A1 D9 3326 EXX ; BACK TO ALTERNATE SET
00A2 4F 3327 LD C,A
00A3 AF 3328 XOR A
00A4 47 3329 LD B,A
00A5 D1 3330 POP DE
00A6 3331 SYSTEM FILL
00A8 C3 3332 POP BC
00A9 C9 3333 RET

```

```

3335 ; NAME: SHIFU UP
3336 ; INPUT: A = DATA TO SHIFU UP
3337 ; B = SIZE IN DIGITS
3338 ; HL = AREA TO SHIFU ADDRESS
00A8 F5 3339 MSHIFU: PUSH AF
00A9 78 3340 LD A,B
00AA 3C 3341 INC A
00AB E63E 3342 AND 3EH
00AC 47 3343 LD B,A
00AD F1 3344 POP AF
00AE E06F 3345 SHIFU: RLD
00B0 23 3346 INC HL
00B1 104B 3347 DJNZ SHIFU-8
00B2 C9 3348 RET

```

```

00B7 454E5445 3350 FNISIG: DEFW 'ENTER '
00B8 00 3351 DEFW 0
00B9 F400 3352 CML: DEFW CML
00CA D30D 3353 DEFW FNEM
00CB 2813 3354 DEFW CMSTRI ; CHECKMATE START
00CC 0000 3355 SCBL: DEFW 0
00CD F80D 3356 DEFW FNCSB
00CE 190E 3357 DEFW SCBST
00CF 47554E46 3358 FNGL: DEFW 'GUNFIGHT'

```



1007A	404	TOPLIN	EQU	53*2	; TOP WINDOW LINE
10080	405	BOTLIN	EQU	00	; BOTTOM WINDOW LINE
100FB	406	LFKLIN	EQU	100*2	; LOW PRIORITY FOREGROUND LINE
	407				
10FFFF	408	NEXT	EQU	-1	; NEXT LINK FOR QUEUES
1000F	409	VBARM	EQU	VB0AH+1	; ARM STATE
10010	410	VB0ARN	EQU	VB0ARN+1	; LAST ARM PATTERN WRITTEN
10011	411	VBLEGT	EQU	VB0ARN+1	; LEG TIMER
10012	412	VBLEG	EQU	VBLEGT+1	; LEG LINK
10013	413	VBCOMP	EQU	VBLEG+1	; TIMER FOR COMPUTER CONTROL
	414				; BITS

© BALLY MANUFACTURING CORPORATION APPENDIX B  
1977

10000	400	VBWAG	EQU	0	; WAGON BIT
10001	401	VBCHG	EQU	3	; CHANGE STATUS BIT
10002	402	VBNDM	EQU	4	; NOT MOVING STATUS
10003	403	VBINT	EQU	5	; INTERCEPTED/DEAD STATUS

	700				; *****
	701				; * SUBROUTINES *
	702				; *****
	703				; DISPLAY CLOCK AND UPDATE CT4
17E1 F3	704	DCLOCK	DI		
17E2	705			SYSSUK DECCTS	
17E4 80	706			DEFB 1000000B	
17E5 D0210D02	707			LD IX, FNTSML	
17E9 3A0C4F	708			LD A, (CT7)	
17FC B7	709			OR A	
17FD 2808	710			JR Z, DCOUT-\$	
17FF	711			SYSSUK DISNUM	
17F1 A0	712			DEFB STMXX	
17F2 02	713			DEFB BSY	
17F3 00	714			DEFB TIME	
17F4 A3	715			DEFB 42H	
17F5 00 1F	716			DEFW CT7	
17F7 2F	717	DCOUT	XOR	A	
17F8 D000	718			OUT (MAGIC), A	
17FA 31FF0F	719			LD (URINAL), A	
17FD F1	720			EI	
17FE 09	721			RET	
	722			; FIRE BULLETS	
	723			; LEFT COWBOY	
17FF	724	FIRE0	SYSSUK	SUCK	
1801 00	725			DEFB 11011100B	
1802 231F	726			DEFW LCOWB	
1804 004F	727			DEFW LBULS	
1806 104F	728			DEFW BULV1+1	
1808 1009	729			JR ZORE-\$	
180A	730	FIRE1	SYSSUK	SUCK	
180C 00	731			DEFB 11011100B	
180D 284F	732			DEFW RCOWB	
180F 001F	733			DEFW RBULS	
1811 403F	734			DEFW BULV3+1	
1813 007E07	735	ZORE:	LD	A, (IY+CBB)	
1814 07	736			OR A	
1817 00	737			RET Z	
1818 00	738			LD A, (BC)	; GET BULIT COUNT
1819 07	739			OR A	
181A 00	740			RET Z	
181B 2F	741			LD A, (HL)	; CHECK IF BULLET IS AVAILABLE
181C 07	742			OR A	
181D 2009	743			JR Z, ZOK-\$	
181F 111200	744			LD DE, BULVSZ	; DELTA TO NEXT BULLET
1822 10	745			ADD HL, DE	
1823 2F	746			LD A, (HL)	
1824 07	747			OR A	
1825 001	748			JR Z, ZOK-\$	
1826	749			RET	
	750			; END OF BULLET	



```

750 ; TAKE COWBOY
751 ; SUB 1 FROM BULLET COUNT
1838 00 753 Z000 LD A,(BC)
1839 00 754 DEC A
183A 00 755 LD (BC),A
756 ; SET SUB TIMER IF OUT OF BULLETS
183D 0000 757 JR NZ,BERASE-$
183E 0004F 758 LD A,(CT7)
183F 00 759 OR A
1840 0010 760 LD A,10H
1841 0002 761 JR Z,STSEC-$
1842 0002 762 LD A,2
1843 0004F 763 STSEC LD (CT7),A
1844 00 764 BERASE PUSH HL
1845 0005 765 PUSH IX
1846 00 766 LD A,(BC)
1847 00 767 LD L,A
1848 0000 768 LD H,0
1849 00 769 ADD HL,HL
184A 00 770 ADD HL,HL ; *4
184B 110002 771 LD DE,BSY*256+RBULX
184C 000076 772 BIT MFLOP,(IX+VEMR)
184D 0010 773 LD A,40H ; FLOPED MR
184E 0001 774 JR Z,RITB-$
184F 00 775 XOR A ; NORMAL MR
776 ; NOW POSITION AND ERASE
184F 10 777 RITB ADD HL,DE
1850 00 778 EX DE,HL
1851 00 779 SYSTEM RELAB1
1852 00 780 EX DE,HL
1853 0005 781 LD B,5
1854 110800 782 LD DE,40 ; INC TO NEXT LINE
1855 00FF 783 BELP LD (HL),OFFH ; ERASE A LINE
1856 10 784 ADD HL,DE ; GO DOWN A LINE
1857 10FB 785 DJNZ BELP-$
1858 1000 786 LD D,0
1859 000E0F 787 LD E,(IX+VBARM) ; GET CURRENT ARM POS
185A 00 788 LD H,D
185B 00 789 LD L,E
185C 00 790 ADD HL,HL ; *2
185D 10 791 ADD HL,DE ; *3
185E 11031D 792 LD DE,BULTAB
185F 10 793 ADD HL,DE ; -> BULTAB(ARM)
1860 00 794 EX DE,HL
1861 00 795 POP BC ; BC<=IX
1862 00 796 POP HL ; BUL [STAT]
1863 00 797 PUSH HL ; SAVE FOR ACTIVATE
1864 00 798 INC HL ; BUL [DEL TIME]
1865 0001 799 LD (HL),1 ; MAKE BULIT JUMP OUT
1866 00 800 INC HL ; BUL [DEL XL0W]
1867 00 801 INC BC ; COW [STAT]
1868 00 802 INC BC ; COW [DEL TIME]
1869 00 803 INC BC ; COW [DX LO]
186A 000319 804 CALL PUTVEC
186B 00 805 INC BC ; COW [XCHK]
186C 00 806 INC BC ; COW [DY LO]
186D 00 807 INC HL ; BUL [XCHK]
186E 0001 808 LD (HL),1 ; LIMIT CHECK
186F 00 809 INC HL ; BUL [DY LO]
1870 000319 810 CALL PUTVEC
1871 00 811 POP HL ; BUL [STAT]
1872 0000 812 LD (HL),80H ; ACTIVE
1873 00 813 SYSSUK BMUSIC
1874 124F 814 DEFW MSTACK
1875 00 815 DEF B 00000001B ; JUST NOISE
1876 001F 816 DEFW GUNSHOT
1877 00 817 RET
1878 00 818 ; TAKE A PISS BREAK
1879 00 819 PISS: DONT PIZBRK ; SEE IF I CARE
187A 00 820 DO MRET
187B 00 821 ; CONVERT JOYSTICKS
187C 0001614F 822 JOY0 LD IX,LCOWB
187D 1001 823 JR PJOY-$
187E 0001784F 824 JOY1 LD IX,RCOWB
187F 00 825 ; CONVERT JOYSTICKS

```

```

1899 DD1700 826 PJOY: LD C, (IX+VEMR)
1890 DD1700 827 LD DE, 128
189F DD1700 828 LD HL, 128
1892 DD1700 829 SYSTEM MSKTD ; COMPUTE DELTAS
1864 DD1709 830 STHN LD (IX+VBDYH), H
1867 DD1708 831 LD (IX+VBDYL), L
186A DD1704 832 LD (IX+VBDXH), D
186D DD1703 833 LD (IX+VBDXL), E
1860 00 834 RET
18B1 DD1784F 835 FPOT1: LD IX, RCOWB
18B5 78 836 LD A, B ; POT MUST BE FLOPPED CUZ
18B6 2F 837 CPL ; ARM IS FLOPPED
18B7 1705 838 JR FPOT-$
18B9 DD1614F 839 FPOT0: LD IX, LCOWB
18BD 78 840 LD A, B
841 ; CONVERT POT AND STORE
18BE E400 842 FPOT AND OE0H
18C0 0F 843 RRCA
18C1 0F 844 RRCA
18C2 0F 845 RRCA
18C3 0F 846 RRCA
18C4 FF0E 847 CP OE0H
18C6 2002 848 JR NZ, KART-$
18C8 0F00 849 LD A, 0CH ; IF KNOB=7 THEN SET TO 6
18CA DD170F 850 KART LD (IX+VBARM), A ; SET ARM POSITION
18CD 09 851 RET
852 ; CHECK IF BULLET HIT ANYTHING
18CF DD1701 853 HITCHK: LD A, (IX+VBSTAT)
18D1 F6A0 854 AND 060H
18D3 FF70 855 CP 20H ; CHECK ONLY IF BLANKED
18D5 280F 856 JR Z, HIT-$
18D7 00 857 RET NC ; RETURN IF NOT BLANKED YET
18D8 D0B075E 858 BIT VBCLAT, (IX+VBXCHK)
18DC 00 859 RET Z
18DD DD170100 860 LD (IX+VBSTAT), 0 ; BULLET HIT WALL
18E1 DD170701 861 LD (IX+VBXCHK), 1 ; SET LIMIT CHECK
18E5 09 862 RET
18E7 DD1702 863 HIT1: LD A, (IX+VBXH) ; CHECK WHAT PART OF SCR ITS IN
18E9 FF48 864 CP WAGX
18EB 300E 865 JR NC, HIT1-$
18ED DD170202 866 LD (IX+VBTIMB), 2 ; MAKE IT JUMP OUT
18F1 DD170180 867 LD (IX+VBSTAT), 80H ; RE ACTIVATE
18F5 218F1D 868 LD HL, BULLMT
18F8 869 SYSTEM VECT
18FA 09 870 RET
18FB DD170100 871 HIT1: LD (IX+VBSTAT), 0 ; BULIT DIES FROM WAGON ON
18FF FF58 872 CP RCACX
1901 301D 873 JR NC, HIT2-$
1903 3A904F 874 LD A, (WAGON)
1906 B7 875 OR A ; IS IT A CACTII?
1907 00 876 RET NZ ; NOPE ITS A WAGON
1908 1E4C 877 LD E, CCACX ; LOAD X
878 ; ERASE OBJECT BULLET HITS
190A DD17A0B 879 ERASE LD D, (IX+VBYH) ; LOAD Y
190E 15 880 DEC D
190F 881 SYSSUK RELAB1
1910 00 882 DEFB 0
1911 FF 883 EX DE, HL
1912 11D7FF 884 LD DE, -41
1915 3600 885 LD B, 0
1917 7F 886 ELOP LD A, (HL)
1918 70 887 LD (HL), B ; ZERO THE SCREEN BYTE
1919 23 888 INC HL
191A B6 889 OR (HL)
191B 70 890 LD (HL), B
191C 19 891 ADD HL, DE
191D 20F8 892 JR NZ, ELOP-$
191F 09 893 RET
1920 FF40 894 HIT2: CP RCACX+8 ; GUNFTR SAPCE
1922 3000 895 JR NC, DIE-$
1924 1E40 896 LD E, LCACX
1926 DD17B0076 897 BIT MRFLOP, (IX+VEMR)
192A 200E 898 JR NZ, ERASE-$
192C 1E58 899 LD E, RCACX
192E 18DA 900 JR ERASE-$

```

```

1936 DDCB0076 901 DIE: BIT MRFLOP, (IX+VBMR) ; WHO DIED?
1934 280C 902 JR Z, DLEFT-$
1936 903 SYSSUK SUCK
1938 DD 904 DEFB 11011101B
1939 A14F 905 DEFW LCOWB
193E 08 906 DEFB 8
193C B11F 907 DEFW TAPS
193E A44F 908 DEFW RSCORE
1940 180A 909 JR DIE1-$
1942 910 DLEFT SYSSUK SUCK
1944 DD 911 DEFB 11011101B
1945 784F 912 DEFW RCOWB
1947 64 913 DEFB 100
1948 C11F 914 DEFW FUNERL
194A A74F 915 DEFW LSCORE
194C DD361106 916 DIE1: LD (IX+VELEGT), 6 ; SET FIRST CELL TIME
1950 DD361284 917 LD (IX+VELEG), KILL AND OFFH ; ??
1954 DD3A0168 918 LD (IX+VBSTAT), 068H ; KILL THE SOB
1958 D87E08 919 LD A, (IX+VBYH) ; WHERE TO WRITE GOT ME
195E D408 920 SUB 8
1960 1111 921 CP ILINE+9
1962 3002 922 JR NC, DIE4-$
1961 C62D 923 ADD A, 32
1963 57 924 DIE4 LD D, A ; LOAD Y
1964 925 SYSTEM INCSCR
1966 2B 926 DEC HL
1967 7F 927 LD A, (HL) ; FIELD
1968 FF05 928 CP 5 ; INC IF LESS THAN 5
196A CF00 929 ADC A, 0
196C 77 930 LD (HL), A
931 ; PLAY DEATH SONG
196D 60 932 LD H, B
196E 69 933 LD L, C
196F DD21124F 934 LD IX, MSTACK
1973 3FC0 935 LD A, 11000000B
1975 936 SYSTEM BMUSIC
1977 0F0C 937 LD C, LARG2
1979 21061F 938 LD HL, GOTME
197C F3 939 DI
197D 940 SYSTEM STRDIS
197F 941 SYSSUK PAWS
1981 FA 942 DEFB 250
1982 3F01 943 LD A, 1
1984 37DE4F 944 LD (SEMI4S), A ; SET FLAG0
1987 09 945 RET
946 ; FIELD PUTS UP THE CACTII APPROP TO SCORE
947 ; A=SCORE OF OPP PLAYER UPTO 6
948 ; BC -> ARRAY OF Y POSITIONS
1988 21F81E 949 FIELD: LD HL, CACTUS ; -> CACTUS PATTERN
198B F5 950 PUSH AF
198C 3E08 951 LD A, 1000B
198E DD19 952 OUT (XPAND), A
1990 F1 953 POP AF
1991 FF01 954 CP 1
1993 09 955 RET C
1994 FF04 956 CP 4
1996 3003 957 JR NC, TCAC-$
1998 DD0819 958 TCAC CALL CACW
199B 03 959 INC BC
199C FF02 960 CP 2
199E DD 961 RET C
199F FF05 962 CP 5
19A1 3003 963 JR NC, MCAC-$
19A3 DD0819 964 MCAC CALL CACW
19A6 FF03 965 CP 3
19A8 DD 966 RET C
19A9 03 967 INC BC
19AA 09 968 EX AF, AF'
19AB 3E31 969 LD A, 81H ; ACTIVATE WAGON
19AD 3704F 970 LD (WAGON), A
19B0 09 971 EX AF, AF'
19B1 DD0819 972 CALL CACW
19B4 FF04 973 CP 4
19B6 DD 974 RET C
19B7 03 975 INC BC

```

```

19E8 31021D 976 LD HL, TREE
19E9 15 977 PUSH AF
19EA 31000 978 LD A, 1100B
19EB D319 979 OUT (XFAND), A
19EC F1 980 POP AF
19ED CDC819 981 CALL CACW
19EE FE05 982 CP 5
19EF D8 983 RET C
19F0 03 984 INC BC
19F1 F5 985 CACW: PUSH AF
19F2 D5 986 PUSH DE
19F3 0A 987 LD A, (BC)
19F4 57 988 LD D, A
19F5 3E08 989 LD A, 8 ; EXPANDOMATIC
19F6 CE 990 SYSTEM WRITP
19F7 D1 991 POP DE
19F8 F1 992 POP AF
19F9 09 993 RET
19FA 994 ; PUT DEL X, Y INTO BULLET VECTORS
19FB 1A 995 PUTVEC LD A, (DE) ; TABLE [D LO]
19FC 77 996 LD (HL), A ; BUL [D LO]
19FD 13 997 INC DE ; TAB [D HI]
19FE 08 998 INC BC ; COW [D HI]
19FF 28 999 INC HL ; BUL [D HI]
1A00 1A 1000 LD A, (DE)
1A01 77 1001 LD (HL), A
1A02 28 1002 INC HL ; BUL [LO]
1A03 13 1003 INC DE ; TAB [HI]
1A04 08 1004 INC BC ; COW [LO]
1A05 3A00 1005 LD (HL), 0
1A06 08 1006 INC BC ; COW [HI]
1A07 28 1007 INC HL ; BUL [HI]
1A08 0A 1008 LD A, (BC)
1A09 5B 1009 EX DE, HL
1A0A 86 1010 ADD A, (HL)
1A0B 5B 1011 EX DE, HL
1A0C 77 1012 LD (HL), A ; BUL [HI]=COW [HI]+TAB [HI]
1A0D 13 1013 INC DE ; TAB [D HI]
1A0E 09 1014 RET
1A0F 1015 ; GUNLIGHT START UP ROUTINE (ONCE PER GAME)
1A10 1017 INIT SYSSUE GETPAR
1A11 1100 1018 DEFW MXSCR
1A12 31 1019 DEFB 84H
1A13 F4FF 1020 DEFW ENDSCR
1A14 31064F 1021 LD SP, STACK
1A15 F2 1022 SYSTEM INTPC
1A16 F4 1023 DO FILL
1A17 0A4F 1024 DEFW STACK
1A18 D400 1025 DEFW CT7-STACK
1A19 00 1026 DEFB 0
1A1A 0A 1027 DO SETB
1A1B 02 1028 DEFB 2**GSBSCR
1A1C F84F 1029 DEFW GAMSTB
1A1D FE 1030 DO SETOUT ; SET UP GAME PORTS
1A1E B8 1031 DEFB BLINE*2 ; BOTTOM LINE - VERT BLK
1A1F D4 1032 DEFB RCACX/4+0COH ; HORZ BOUNDS
1A20 00 1033 DEFB 8 ; INMOD
1A21 02 1034 DO COLSET
1A22 021D 1035 DEFW GFCOLS
1A23 0A 1036 DO BMUSIC ; PLAY STREETS OF LOR
1A24 131F 1037 DEFW MSTACK
1A25 00 1038 DEFB 11000000B ; ON VOICE A
1A26 031F 1039 DEFW HOME
1A27 0B 1040 EXIT
1A28 1041 ; *****
1A29 1042 ; ONCE A ROUND START UP ROUTINE
1A2A 1043 ; *****
1A2B FF 1044 STRND: DI
1A2C 1045 SYSTEM INTPC
1A2D 1046 ; INIT HANDLES, BULLETS, TIMERS
1A2E FF 1047 DO MOVE
1A2F D41F 1048 DEFW CT5
1A30 0F00 1049 DEFW 12
1A31 0F1D 1050 DEFW SINIT
1A32 1051 ; COLOR BANNER
1A33 1A16 1052 FILL? NORMEM, BYTEFL*ALINE, OFFH

```

```

1053 ; ERASE SCREEN
1A1C 1054      FILL? NORMEM+BYTEPL*ALINE, BYTEPL*(BLINE-ALINE), 0
1055 ; RESET VECTORS
1A22 1056      FILL? STRRAM, ENDRAM-STRRAM, 0
1057 ; SHOW SCORES
1A28 1058      DO SUCK
1A29 1A 1059      DEFB 00010000B ; IX
1A2A 0002 1060      DEFW FNTSML
1A2C 1061      DO DISNUM
1A2D 00 1062      DEFB LNX
1A2E 00 1063      DEFB BSY
1A2F 00 1064      DEFB TIME
1A30 0A 1065      DEFB 0C4H ; ZERO SUPRS, SMALL
1A31 A34F 1066      DEFW LSCORE
1A33 1067      DO DISNUM
1A34 8A 1068      DEFB RNX
1A35 00 1069      DEFB BSY
1A36 00 1070      DEFB TIME
1A37 04 1071      DEFB 0C4H
1A38 A34F 1072      DEFW RSCORE
1073 ; CHECK FOR END GAME
1A3A 1074      DO RCALL
1A3B 0010 1075      DEFW ENDGAM
1A3D 1076      TEXT GETRDY, GRX, GRY, LARGE
1A43 1077      EXIT
1A44 0E 1078      XOR A ; SET UP WAGON
1A45 32904F 1079      LD (WAGON), A ; STOP WAGON
1080 ; PUT UP PLAY FIELD:
1A48 3A014F 1081      LD A, (RFIELD) ; NUMBER OF CACTII
1A4B 1E58 1082      LD E, RCACX ; RIGHT CAC COLUMN
1A4D 01C21D 1083      LD BC, RFTAB ; POSITIONS TABLE FOR CACTII
1A50 008819 1084      CALL FIELD ; PUT THE CACTII UP
1A53 3AA54F 1085      LD A, (LFIELD)
1A56 1E40 1086      LD E, LCACX
1A58 01E01D 1087      LD BC, LFTAB
1A5B 008819 1088      CALL FIELD
1089 ; INITIALIZE Q POINTERS
1A5E 3E4F 1090      INITQ LD A, LCOWB, SHR, 8
1A60 32114F 1091      LD (WRITQ+2), A
1A63 32174F 1092      LD (VECCQ+2), A
1093 ; SET UP VECTORS SO COWBOYS WALK OUT
1A66 0021614F 1094      LD IX, LCOWB ; LEFT COMBOY VECTOR
1A6A 003A0010 1095      LD (IX+VBMR), 10H
1A6F 21154F 1096      LD HL, VECC
1A71 00341D 1097      CALL COWINT
1A74 0021784F 1098      LD IX, RCOWB ; RIGHT COWBOY VECTOR
1A78 00360050 1099      LD (IX+VBMR), 50H
1A7C 00341D 1100      CALL COWINT
1A7F 3A904F 1101      LD A, (WAGON) ; IF WAGON IS ON
1A82 B7 1102      OR A
1A83 281D 1103      JR Z, MIDC-$
1A85 00218F4F 1104      LD IX, WAGVEC ; THEN ACTIVATE WAGON
1A89 00360010 1105      LD (IX+VBMR), 10H
1A8D 003A00C03 1106      LD (IX+VBXCHK), 3
1A91 00310840 1107      LD (IX+VBXYL), 40H
1A95 003A0648 1108      LD (IX+VBXH), 72
1A99 003A0B0A 1109      LD (IX+VBXH), TLINE
1A9D 00541D 1110      CALL ADDTQ
1AA0 180B 1111      JR BORG-$
1AA2 3E08 1112      MIDC: LD A, 8
1AA4 0319 1113      OUT (XPAND), A
1AA6 1114      SYSSUK WRITP ; ELSE PUT UP A CACTUS
1AA8 4C 1115      DEFB CCACX
1AA9 3A 1116      DEFB MCACX
1AAA 08 1117      DEFB 8 ; EXPAND
1AAB FB1E 1118      DEFW CACTUS
1119 ; INITIALIZE BULLET VECTORS
1AAD 111200 1120      BORG: LD DE, BULVSZ
1AB0 0021184F 1121      LD IX, BULVI
1AB4 012004 1122      LD BC, 4*256+20H
1AB7 3F02 1123      LD A, 2
1AB9 BA 1124      BULLP CP B
1ABA 2002 1125      JR NZ, TIYU-$
1ABE 0E70 1126      LD C, 60H
1ABF 007100 1127      TIYU LD (IX+VBMR), C
1AC1 00360701 1128      LD (IX+VBXCHK), 1

```

```

1A07 DD04008 1137 LD (IX+VEYCHK), 3
1A08 DD04009 1138 ADD IX, DE
1A09 DD04010 1139 DJNZ BULV1 $
1A0A DD04011 1140 ; FIRE UP INTERRUPTS
1A0B DD04012 1141 LD A, INTTBL SHR. 8
1A0C DD04013 1142 LD I, A
1A0D DD04014 1143 ; IM 2 ; DONE IN MENU
1A0E DD04015 1144 LD A, LFRVEC. AND. OFFH
1A0F DD04016 1145 OUT (INFBK), A
1A10 DD04017 1146 ; ***
1A11 DD04018 1147 ; LET COWBOYS WALK OUT
1A12 DD04019 1148 ; ***
1A13 DD04020 1149 WALK: SYSSUK PAWS
1A14 DD04021 1150 DEFB 100
1A15 DD04022 1151 DI
1A16 DD04023 1152 LD IX, FNTSML
1A17 DD04024 1153 SYSTEM INTPC
1A18 DD04025 1154 ; ERASE GET READY
1A19 DD04026 1155 DO BLANK
1A1A DD04027 1156 DEFB 18
1A1B DD04028 1157 DEFB 8
1A1C DD04029 1158 DEFB OFFH
1A1D DD04030 1159 XYDEFW (GRX/4)+4000H, GRY
1A1E DD04031 1160 TEXT DRAW, DRX, GRY, LARGE
1A1F DD04032 1161 DO CHRDIS
1A20 DD04033 1162 DEFB LBULX
1A21 DD04034 1163 DEFB BSY
1A22 DD04035 1164 DEFB BULT
1A23 DD04036 1165 DEFB OBBH ; BULLET
1A24 DD04037 1166 DO MCALL ; 5 MORE
1A25 DD04038 1167 DEFW BULRIT
1A26 DD04039 1168 DO SUCK
1A27 DD04040 1169 DEFB 00000001B
1A28 DD04041 1170 DEFB RBULX ; DO THE RIGHT ONES
1A29 DD04042 1171 DONT CHRDIS ; DISPLAY FIRST ONE
1A2A DD04043 1172 DO MCALL ; DISP THE OTHER 5
1A2B DD04044 1173 DEFW BULRIT
1A2C DD04045 1174 DO PAWS
1A2D DD04046 1175 DEFB 60
1A2E DD04047 1176 DO BLANK
1A2F DD04048 1177 DEFB 8
1A30 DD04049 1178 DEFB 8
1A31 DD04050 1179 DEFB OFFH
1A32 DD04051 1180 XYDEFW (DRX/4)+4000H, GRY
1A33 DD04052 1181 EXIT
1A34 DD04053 1182 ; *****
1A35 DD04054 1183 ; MAIN LOOP DURING ROUND
1A36 DD04055 1184 ; GET HANDLES, SETS VECTORS AND CHECKS BULLETS
1A37 DD04056 1185 LOOP: SYSTEM INTPC
1A38 DD04057 1186 DO SENTRY
1A39 DD04058 1187 DEFW ALKEYS
1A3A DD04059 1188 DO DOIT
1A3B DD04060 1189 DEFW DTAB
1A3C DD04061 1190 EXIT
1A3D DD04062 1191 ; CHECK FOR DEATHS
1A3E DD04063 1192 DEATH LD IX, BULV1
1A3F DD04064 1193 LD DE, BULVSZ
1A40 DD04065 1194 LD B, 4
1A41 DD04066 1195 LPPP2 PUSH BC
1A42 DD04067 1196 PUSH DE
1A43 DD04068 1197 CALL HITCHK
1A44 DD04069 1198 POP DE
1A45 DD04070 1199 POP BC
1A46 DD04071 1200 ADD IX, DE
1A47 DD04072 1201 LD A, (SEMI4S) ; CHECK IF DEATH MODE
1A48 DD04073 1202 DEC A
1A49 DD04074 1203 JR Z, LOOP-$
1A4A DD04075 1204 DJNZ LPPP2-$
1A4B DD04076 1205 JR LOOP-$
1A4C DD04077 1206 ;
1A4D DD04078 1207 ENDRND EXIT
1A4E DD04079 1208 JP STRND
1A4F DD04080 1209 ;
1A50 DD04081 1210 ;

```

```

1B30 30134F 1204  ENDGAM: LD  A, (GAMSTB)
1B33 0101 1205      BIT  GSBEND, A
1B35 00 1206      RET  Z
1B36 1207      SYSTEM QUIT
    
```

```

1B38 1209  DTAB:  JMP  SCT7, ENDRND
1B39 1210      JMP  SFO, ENDRND
1B3F 1211      RC   SFO, PPOT0
1B41 1212      RC   SP1, PPOT1
1B44 1213      RC   SJO, JOY0
1B47 1214      RC   SJ1, JOY1
1B46 1215      MC   SKYD, PISS
1B4D 1216      RC   STO, FIRE0
1B50 1217      RC   ST1, FIRE1
1B53 1218      RC   SSEC, DCLOCK, +END
    
```

```

1B57 1220  BULRIT DONT CHRDIS
1B58 1221      DONT CHRDIS
1B59 1222      DONT CHRDIS
1B5A 1223      DONT CHRDIS
1B5B 1224      DONT CHRDIS
1B5C 1225      DONT MRET
    
```

```

1227 ; *****
1228 ; * GUNFIGHT WRITE INTERRUPT ROUTINE *
1229 ; *****
1B5D 08 1230  GFWRIT: EX  AF, AF'
1B5E 09 1231      EXX
1B5F 0DF5 1232      PUSH IX
1B61 3E78 1233  BEGINT: LD  A, LFRVEC, AND, OFFH ; ESTABLISH TICKS INT
1B63 0300 1234      OUT  (INFBK), A
1B65 3E08 1235      LD  A, LFRLIN
1B67 0300 1236      OUT  (INLIN), A
1B69 31124F 1237      LD  HL, WRITQ ; GET FIRST WRITE Q ENTRY
1B6C 01081D 1238      CALL FIRST
1B6F 01091D 1239      CALL DELQ ; DROP FROM WRITE Q
1B73 0E 1240      XOR  A
1B75 03000F 1241      LD  (URINAL), A
1B77 0D00146 1242      BIT  VBSWAG, (IX+VBSTAT) ; WAGON?
1B7A 0008 1243      JR   NZ, GFWRT1-$ ; JUMP IF YEP
1244 ; GUNFIGHTER - BLANKETH HIM
1B7C 110014 1245      LD  DE, 1405H ; LOAD BLANKING PARMS
1B7E 1246      SYSTEM VBLANK ; CALL BLANKER
1B81 001F 1247      LD  H, LEG0, SHR, 8 ; WRITE LEG PATTERN
1B83 000E12 1248      LD  L, (IX+VBLEG)
1B84 0C 1249      INC  L ; SKIP OVER LINK AND TIME
1B87 00 1250      INC  L
1B88 1251      SYSTEM VWRITR ; AND WRITE LEG
1252 ; IS GUNFIGHTER DEAD?
1B8A 0D0016E 1253      BIT  VBSINT, (IX+VBSTAT)
1B8E 0030 1254      JR   NZ, GFWRT5-$ ; JUMP IF SO
1B90 01081D 1255      LD  HL, ARMTBL ; LOOKUP ARM PATTERN
1B93 1300 1256      LD  D, 0
1B95 000E0F 1257      LD  E, (IX+VBARM)
1B98 00 1258      ADD  HL, DE
1B99 0E 1259      LD  E, (HL)
1B9A 00 1260      INC  HL
1B9C 00 1261      LD  D, (HL)
1B9E 00 1262      EX  DE, HL
1B9F 1263      SYSTEM VWRITR ; WRITE ARM PATTERN
1BA1 000E1F 1264      LD  HL, GFBODY ; LOAD BODY PATTERN
1BA3 1300 1265      JR   GFWRT2-$ ; JOIN WAGON WRITE
1266 ; BLANK THE WAGON
1BA4 110016 1267  GFWRT1: LD  DE, 1604H ; LOAD WAGON SIZE
1BA7 1268      SYSTEM VBLANK
1BA9 31001F 1269      LD  HL, WAGPAT
    
```

```

1800          1270  GFWRT2: SYSTEM VWRTR      ; NOW WRITE
1801 00070E   1271  GFWRT4: LD      (IX+VBOAH),D
1802 000730D   1272          LD      (IX+VBOAL),E
1803 001154F   1273  GFWRT3: LD      HL,VECC      ; ADD VECTOR TO VECTOR Q
1804 000711D   1274          CALL  ADDTQ
1805 00071   1275          POP   IX
1806 0007   1276          EX    AF,AF
1807 0007   1277          EXX
1808 0007   1278  EIRE      EI
1809 0007   1279          RET
180A 0007   1280  GFWRT5: LD      HL,NULPAT
180B 0007   1281          JR      GFWRT2-$
180C          1282  ; *****
180D          1283  ; * GUNFIGHT LOW FOREGROUND ROUTINE *
180E          1284  ; *****
180F 0007   1285  GFLFR:  PUSH  AF
1810 0007   1286          PUSH  BC
1811 0007   1287          PUSH  DE
1812 0007   1288          PUSH  HL
1813 0007   1289          PUSH  IX
1814          1290  ; BUMP TIME BASES OF ACTIVE OR INTERCEPTED VECTORS
1815 0007   1291          LD      HL,BULV1+VBSTAT
1816 0007   1292          LD      DE,BULVSZ-1
1817 0007   1293          LD      B,4
1818 0007   1294          CALL  TBUMP
1819 0007   1295          INC   HL      ; SKIP LINK FIELD
181A 0007   1296          LD      DE,GFVSIZ-1
181B 0007   1297          LD      B,3
181C 0007   1298          CALL  TBUMP
181D 0007   1299  ; LOOP TO UNWRITE, THEN WRITE ALL 4 BULLETS
181E 0007   1300  ; BUT FIRST, A WORD TO OUR SHIFTER
181F 0007   1301          XOR   A
1820 0007   1302          LD      (URINAL),A
1821 0007   1303          LD      B,4
1822 0007   1304          LD      IX,BULV1
1823          1305  ; UNWRITE THIS GUY?
1824 0007   1306  WRBUL1: BIT  VBBLNK,(IX+VBSTAT)
1825 0007   1307          JR   Z,WRBUL2-$ ; JUMP IF NOT
1826 0007   1308          LD   H,(IX+VBOAH)
1827 0007   1309          LD   L,(IX+VBOAL)
1828 0007   1310          LD   A,(IX+VBARM) ; GET LAST MR
1829 0007   1311          OUT  (MAGIC),A
182A 0007   1312          LD   (HL),0COH ; UNWRITE BULLET
182B 0007   1313          RES  VBBLNK,(IX+VBSTAT) ; CLEAR BLANK BIT
182C          1314  ; SHALL WE WRITE THIS GUY?
182D 0007   1315  WRBUL2: BIT  VBSACT,(IX+VBSTAT)
182E 0007   1316          JR   Z,WRBUL4-$
182F 0007   1317          LD   D,(IX+VBYH)
1830 0007   1318          LD   E,(IX+VBXH)
1831 0007   1319          LD   A,(IX+VBMR)
1832          1320  SYSTEM RELABS
1833 0007   1321          LD   (IX+VBOAH),D
1834 0007   1322          LD   (IX+VBOAL),E
1835 0007   1323          LD   (IX+VBARM),A
1836 0007   1324          LD   HL,NORMEM-SCREEN
1837 0007   1325          ADD  HL,DE
1838 0007   1326  DIFER  EQU  URINAL-SCREEN+NORMEM
1839 0007   1327          LD   A,(HL)
183A 0007   1328          EX   DE,HL
183B 0007   1329          LD   (HL),0COH
183C 0007   1330          OR   A
183D 0007   1331          JR   Z,WRBUL3-$ ; JUMP IF NOT
183E 0007   1332          RES  VBSACT,(IX+VBSTAT) ; KILL ACTIVE BIT
183F 0007   1333          SET  VBSINT,(IX+VBSTAT) ; SET INTERCEPT BIT
1840 0007   1334  WRBUL3: SET  VBBLNK,(IX+VBSTAT) ; SET BLANK BIT
1841          1335  ; STEP TO NEXT BULLET VECTOR, LOOP BACK IF NOT DONE
1842 0007   1336  WRBUL4: LD   DE,BULVSZ
1843 0007   1337          ADD  IX,DE
1844 0007   1338          DJNZ WRBUL1-$
1845          1339  ; GET NEXT PATTERN TO WRITE, AND SCHEDULE HIM
1846 0007   1340          LD   HL,WRTTR
1847 0007   1341          CALL FIRST
1848 0007   1342          JR   Z,WRBLSA-$ ; JUMP IF EMPTY Q
1849 0007   1343          LD   A,WRTVEC.AND.OFFH ; SET FEEDBACK REG
184A 0007   1344          OUT  (INFBK),A

```



```

1044 DD7F0B 1345 LD A,(IX+VBYH) ; WHICH WINDOW TO USE?
1047 FF32 1346 CP WINBND ; COMPARE TO WINDOW BOUNDARY
1049 4F00 1347 LD A,BOTLIN ; ASSUME BOTTOM LINE
104B 0003 1348 JR NC,WRBUL5-$ ; JUMP IF GOOD GUESS
104D 0003 1349 LD A,TOPLIN ; WRONG - USE TOP
104F 1004 1350 WRBUL5: OUT (INLIN),A ; SET LINE REGISTER
1051 01 1351 EI
1352 ; LOOP THRU VECTORING THOSE DAMN BULLETS
1053 DD 1184F 1353 WRBL5A LD IX,BULV1
1055 0004 1354 LD B,4
1058 0004 1355 LD HL,BULLMT ; HL = BULLET LIMITS TABLE
105A 0100 1356 LD DE,BULVSZ
105D DD 0017E 1357 WRBUL6: BIT VBSACT,(IX+VBSTAT) ; ACTIVE BULLET?
105F 0004 1358 JR Z,WRBUL7-$
1061 1359 SYSTEM VECT
1063 DD 00075E 1360 BIT VBCLAT,(IX+VBXCHK) ; DID Y HIT EDGE?
1065 0004 1361 JR Z,WRBUL7-$ ; NOPE
1068 DD 00041FE 1362 RES VBSACT,(IX+VBSTAT) ; DEACTIVATE BULLET
106A DD 0004 1363 WRBUL7: ADD IX,DE
106C 0104 1364 DJNZ WRBUL6-$ ; LOOP BACK
1365 ; NOW PUT SOMETHING ON THE WRITE Q
106E 0002 1366 LD B,2 ; MAX 2 TIMES THRU
1070 0104F 1367 LD HL,VECR
1072 DD 000B1D 1368 GVECT: CALL FIRST ; GET VECTOR Q ENTRY
1074 0004 1369 JP Z,GVECT4 ; JUMP IF Q EMPTY
1076 0104 1370 CALL DELQ ; DROP FROM VECTOR Q
1078 01 1371 EI
1372 ; WAGON?
107A DD 000414A 1373 BIT VBSWAG,(IX+VBSTAT)
107C 0004 1374 JP NZ,GVECT5 ; JUMP ON WAGON
1375 ; DEAD?
107E DD 0004014E 1376 BIT VBSINT,(IX+VBSTAT)
1080 0004 1377 JR NZ,GVECT1-$ ; JUMP IF DEAD
1378 ; ZERO VELOCITY?
1082 DD 000400 1379 LD A,(IX+VBDXL)
1084 DD 000404 1380 OR (IX+VBDXH)
1086 DD 000408 1381 OR (IX+VBDYL)
1088 DD 000409 1382 OR (IX+VBDYH)
108A DD 000407 1383 JR NZ,GVECT1-$ ; GVECT1 IF NONZERO
108C DD 000402 1384 LD (IX+VBTIMB),A ; ZERO TIME BASE
108E DD 000406 1385 BIT VBSNOM,(IX+VBSTAT) ; ALREADY STATIONARY?
1090 0004 1386 JR NZ,GVECT3A-$
1387 ; SET STATIONARY LEGS
1092 DD 0004034F 1388 LD (IX+VBLEG),LEGO.AND.OFFH
1094 DD 0004010E 1389 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED
1096 DD 00040106 1390 SET VBSNOM,(IX+VBSTAT) ; AND STATIONARY
1098 DD 000401 1391 JR GVECT3A-$ ; JUMP TO ARM CHECK
1392 ; MOVING GUNFIGHTER
1393 ; VECTOR
109A DD 0004071D 1394 GVECT1: LD HL,GUNLMT ; LOAD GF LIMITS
109C 1395 SYSTEM VECT
109E DD 00040001 1396 JR Z,GVECT2-$ ; JUMP IF HE DIDN'T MOVE
10A0 DD 0004001DF 1397 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10A2 DD 0004001A6 1398 RES VBSNOM,(IX+VBSTAT) ; CLEAR NOT MOVING STATUS
1399 ; NEED WE GO TO NEXT CELL IN ANIMATION SEQUENCE?
10A4 DD 0004011 1400 GVECT2: LD A,(IX+VBLEGT) ; A = ANIMATION TIMER
10A7 91 1401 SUB C ; SUBTRACT TIME BASE
10A8 DD 000401C 1402 JP P,GVECT3 ; JUMP IF NOT COUNTED DOWN
1403 ; GET NEXT CELL
10AC DD 0004012 1404 LD E,(IX+VBLEG) ; GET LINK
10AE DD 000401 1405 LD D,LEGO.SHR.8 ; SET H.O. PART
10B0 DD 000401 1406 LD A,(DE) ; A = NEXT
10B2 DD 0004012 1407 LD (IX+VBLEG),A
10B4 DD 000401 1408 INC DE ; STEP TO TIMER
10B6 DD 000401 1409 LD A,(DE) ; GET NEW TIMER
10B8 DD 0004001DF 1410 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10BA DD 0004011 1411 GVECT3: LD (IX+VBLEGT),A ; STORE BACK TIMER
1412 ; DID ARM CHANGE?
10BC DD 0004000 1413 GVECT3A: LD A,(IX+VBARM)
10BE DD 0004010 1414 CP (IX+VBOARM) ; COMPARE TO OLD ARM
10C0 DD 000401 1415 JR Z,GVECT3B-$ ; JUMP IF NO CHANGE
10C2 DD 0004010E 1416 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10C4 DD 0004010 1417 LD (IX+VBOARM),A
1418 ; ADD ITEM TO WRITE Q?
10C6 DD 00040015E 1419 GVECT3B: BIT VBSCHG,(IX+VBSTAT)

```

```

1010 0000 1420 JR NZ,GVTECT6-# ; YES GVTECT6
1011 0001 1421 ; NO CHANGE - LINK TO VECTOR Q
1012 0002 1422 LD HL,VECG
1013 0003 1423 CALL ADDTQ
1014 0004 1424 DEC B
1015 0005 1425 JP NZ,GVTECT ; SUB FOR DJNZ
1016 0006 1426 GVTECT4: EI
1017 0007 1427 CALL STIMER
1018 0008 1428 POP IX
1019 0009 1429 POP HL
1020 0010 1430 POP DE
1021 0011 1431 POP BC
1022 0012 1432 POP AF
1023 0013 1433 RET
1024 0014 1434 ; VECTOR AND Q WAGON
1025 0015 1435 GVTECT5: LD HL,WAGLMT
1026 0016 1436 SYSTEM VECT
1027 0017 1437 LD HL,VECG
1028 0018 1438 CALL DELQ ; REMOVE FROM VECTOR Q
1029 0019 1439 GVTECT6: RES VBSCHG,(IX+VBSTAT)
1030 0020 1440 LD HL,WRITQ
1031 0021 1441 CALL ADDTQ
1032 0022 1442 JR GVTECT4-# ; JUMP BACK TO QUIT
1033 0023 1443 ; ROUTINE TO BUMP TIME BASES OF VECTORS
1034 0024 1444 TBUMP: LD A,(HL) ; GET STATUS
1035 0025 1445 INC HL
1036 0026 1446 AND OAOH ; ACTIVE OR INTERCEPTED?
1037 0027 1447 JR Z,TBUMP1-# ; NO - TBUMP1
1038 0028 1448 INC (HL) ; BUMP THE TIME BASE
1039 0029 1449 TBUMP1: ADD HL,DE
1040 0030 1450 DJNZ TBUMP-#
1041 0031 1451 RET
1042 0032 1452 ; SUBROUTINE TO DELETE ENTRY AT FRONT OF Q
1043 0033 1453 ; ENTRY: HL = HEAD-TAIL, IX = OBJECT, A = CLOBBERE
1044 0034 1454 DELQ: DI
1045 0035 1455 LD A,(IX+NEXT) ; HEAD = NEXT(OBJECT)
1046 0036 1456 LD (HL),A
1047 0037 1457 AND A ; IS HEAD NOW NIL?
1048 0038 1458 RET NZ ; QUIT IF NOT
1049 0039 1459 INC HL ; YES - SET TAIL = NIL TOO
1050 0040 1460 LD (HL),A
1051 0041 1461 DEC HL
1052 0042 1462 RET
1053 0043 1463 COWINT: LD (IX+VBDXL),50 ; SLOW WALK OUT
1054 0044 1464 LD (IX+VBSTAT),80H ; ACTIVATE
1055 0045 1465 LD (IX+VBXCHK),1
1056 0046 1466 LD (IX+VBXCHK),1
1057 0047 1467 LD (IX+VBXH),4
1058 0048 1468 LD (IX+VBXH),40
1059 0049 1469 LD (IX+VBARM),6 ; SET ARM STRAIGHT
1060 0050 1470 LD (IX+VBLEG),LEGO.AND.OFFH
1061 0051 1471 JP ADDTQ
1062 0052 1472 ; SUBROUTINE TO APPEND ENTRY TO END OF Q
1063 0053 1473 ; ENTRY: HL = HEAD-TAIL BYTES, IX = OBJECT, A,DE C
1064 0054 1474 ADDTQ: PUSH IX ; DE = ENTRY
1065 0055 1475 POP DE
1066 0056 1476 DI
1067 0057 1477 LD (IX+NEXT),0 ; NEXT(OBJ)=NIL
1068 0058 1478 INC HL
1069 0059 1479 LD A,(HL) ; A = OLD TAIL
1070 0060 1480 LD (HL),E ; SET TAIL = .OBJ
1071 0061 1481 AND A ; WAS OLD TAIL NIL?
1072 0062 1482 JR Z,ADDTQ1-# ; JUMP IF SO
1073 0063 1483 ; NONNIL OLD TAIL, SET NEXT(OLDTAIL)=.OBJ
1074 0064 1484 LD E,A ; DE = .NEXT(OLDTAIL)
1075 0065 1485 LD A,(HL) ; A = .OBJ (FROM NEW TAIL)
1076 0066 1486 DEC HL
1077 0067 1487 DEC DE
1078 0068 1488 LD (DE),A
1079 0069 1489 RET
1080 0070 1490 ; NIL OLD TAIL CASE
1081 0071 1491 ADDTQ1: DEC HL ; BACKUP TO HEAD
1082 0072 1492 LD (HL),E ; HEAD = .OBJ
1083 0073 1493 RET
1084 0074 1494 ; SUBROUTINE TO POINT IX AT FIRST ENTRY ON A Q

```

```

1495 ; ENTRY: HL = Q HEAD-TAIL
1496 ; EXIT: IX, DE = OBJECT, A = L. O. BYTE OF OBJECT
1497 ; NONZERO STATUS SET IF Q NOT EMPTY
1498 FIRST: DI
1499 LD E, (HL)
1500 INC HL
1501 INC HL
1502 LD D, (HL) ; D = H. O. ADDR. BYTE
1503 DEC HL
1504 DEC HL
1505 LD A, E ; E = HEAD OF Q
1506 AND A
1507 PUSH DE
1508 POP IX
1509 RET

```

```

1511 ; *****
1512 ; * GUNFIGHT CONSTANTS *
1513 ; *****
1514 ORG ($+1). AND. OFFFEH
1515 INTTBL:
1516 LFRVEC: DEFW GFLFR
1517 WRTVEC: DEFW GFWRIT
1518 ; WAGON LIMITS TABLE
1519 WAGLMT: DEFB TLINE
1520 DEFB BLINE-24
1521 GETRDY: DEFM 'GET READY'
1522 ; GUNFIGHTER LIMITS
1523 GUNLMT: DEFB 0
1524 DEFB LCACX-17
1525 DEFB TLINE
1526 DEFB BLINE-20
1527 DRAW: DEFM 'DRAW'
1528 ; BULLET LIMITS
1529 BULLMT DEFB 0
1530 DEFB 159
1531 DEFB ALINE
1532 DEFB BLINE-1
1533 BN MACR #DX, #ARMX, #DY, #ARMY
1534 DEFW #DX
1535 DEFB #ARMX
1536 DEFW #DY
1537 DEFB #ARMY
1538 ENDM
1539 BULTAB BN 768, 15, 768, 15
1540 BN 1024, 15, 512, 12
1541 BN 1024, 15, 256, 11
1542 BN 1024, 15, 0, 8
1543 BN 1024, 15, -256, 6
1544 BN 1024, 15, -512, 4
1545 BN 768, 15, -768, 3
1546 LFTAB: DEFS 72, 22, 44, 67, 14
1547 RFTAB: DEFS 18, 68, 40, 13, 63
1548 GFCOLS: DEFB 9DH
1549 DEFB 76H
1550 DEFB 0FCH
1551 DEFB 87H
1552 DEFB 9DH
1553 DEFB 76H
1554 DEFB 6CH
1555 DEFB 87H
1556 TINIT: DEFB 6, 6, 0, 0, 0, 30H, 30H, 0
1557 DEFB 0, 30H, 0FH, 0FH
1558 NUNB: EQU 00000111B ; COLOR MASK
1559 BULT EQU 00001011B
1560 TIME EQU 00001011B
1561 LARGE: EQU 00001011B
1562 LARG2 EQU 00001100B

```

```

1564 ; *****
1565 ; * GUN FIGHT PATTERNS *
1566 ; *****
1567 ;

```

```

1568 ; PATTERN TABLES:
1569 ARMTEL: DEFW ARM0
1570         DEFW ARM1
1571         DEFW ARM2
1572         DEFW ARM3
1573         DEFW ARM4
1574         DEFW ARM5
1575         DEFW ARM6
1576 ; PATTERN DEFINITION MACROS
1577 DEF02  MACR #A, #B
1578         DEFB 0#AH
1579         DEFB 0#BH
1580         ENDM
1581 DEF03  MACR #A, #B, #C
1582         DEFB 0#AH
1583         DEFB 0#BH
1584         DEFB 0#CH
1585         ENDM
1586 DEF04  MACR #A, #B, #C, #D
1587         DEFB 0#AH
1588         DEFB 0#BH
1589         DEFB 0#CH
1590         DEFB 0#DH
1591         ENDM
1592 TREE  DEFZ 1, 17
1593         DEFB 00001000B
1594         DEFB 00011100B
1595         DEFB 00111110B
1596         DEFB 01101011B
1597         DEFB 00001000B
1598         DEFB 00001000B
1599         DEFB 00111100B
1600         DEFB 01111110B
1601         DEFB 10101001B
1602         DEFB 00001000B
1603         DEFB 00111100B
1604         DEFB 01111110B
1605         DEFB 11101011B
1606         DEFB 10001001B
1607         DEFB 00001000B
1608         DEFB 00011100B
1609         DEFB 10101110B
1610 ARM0:  DEF04 0A, 0A, 2, 5
1611         DEF02 40, 00,
1612         DEF02 51, 00,
1613         DEF02 04, 00,
1614         DEF02 01, 00,
1615         DEF02 00, 40,
1616 ARM1:  DEF04 0A, 0A, 2, 3
1617         DEF02 50, 00,
1618         DEF02 14, 00,
1619         DEF02 01, 40,
1620 ARM2:  DEF04 0A, 0A, 2, 2
1621         DEF02 54, 00,
1622         DEF02 55, 40,
1623 ARM3:  DEF04 0A, 7, 2, 4
1624         DEF02 10, 00,
1625         DEF02 05, 40,
1626         DEF02 54, 00,
1627         DEF02 50, 00,
1628 ARM4:  DEF04 0A, 6, 2, 5
1629         DEF02 00, 40,
1630         DEF02 45, 00,
1631         DEF02 10, 00,
1632         DEF02 50, 00,
1633         DEF02 40, 00,
1634 ARM5:  DEF04 0A, 5, 2, 6
1635         DEF02 00, 40,
1636         DEF02 01, 00,
1637         DEF02 05, 00,
1638         DEF02 14, 00,
1639         DEF02 54, 00,
1640         DEF02 50, 00,
1641 ARM6:  DEF04 0A, 5, 1, 5
1642         DEFB 01H

```

```

1E4B 11 1643 DEF8 44H
1E4C 12 1644 DEF8 10H
1E4D 13 1645 DEF8 40H
1E4E 14 1646 DEF8 40H
1647 ; **** NOTE ****
1648 ; THE FOLLOWING PATTERNS ARE CONSTRAINED TO EXIST ON THE
1649 ; PAGE. THE FOLLOWING 'ORG' WILL DO IT FOR EXPERIMENTAL
1650 ; PATTERNS ARE: LEG0, LEG1, LEG2, KIL1, KIL2
1651 ; ORG ($+255). AND. OFF00H ; *** TEMP ***
1E4F 15 1652 LEG0: DEF8 LEG1. AND. OFFH
1E50 16 1653 DEF8 4
1E51 17 1654 DEF04 0, 0F, 3, 5
1E52 18 1655 DEF03 01, 55, 00,
1E53 19 1656 DEF03 05, 45, 40,
1E54 20 1657 DEF03 15, 01, 40,
1E55 21 1658 DEF03 50, 01, 40,
1E56 22 1659 DEF03 15, 00, 54,
1E57 23 1660 LEG1: DEF8 LEG2. AND. OFFH
1E58 24 1661 DEF8 4
1E59 25 1662 DEF04 2, 0F, 2, 5
1E5A 26 1663 DEF02 15, 50,
1E5B 27 1664 DEF02 54, 50,
1E5C 28 1665 DEF02 50, 50,
1E5D 29 1666 DEF02 50, 50,
1E5E 30 1667 DEF02 55, 15,
1E5F 31 1668 L102: DEF8 LEG0. AND. OFFH
1E60 32 1669 DEF8 4
1E61 33 1670 DEF04 3, 0F, 2, 5
1E62 34 1671 DEF02 55, 00,
1E63 35 1672 DEF02 15, 00,
1E64 36 1673 DEF02 15, 00,
1E65 37 1674 DEF02 14, 00,
1E66 38 1675 DEF02 05, 40,
1E67 39 1676 KIL1: DEF8 KIL2. AND. OFFH
1E68 40 1677 DEF8 20
1E69 41 1678 DEF04 0, 1, 4, 13
1E6A 42 1679 DEF04 01, 10, 00, 00,
1E6B 43 1680 DEF04 45, 54, 40, 00,
1E6C 44 1681 DEF04 55, 55, 40, 00,
1E6D 45 1682 DEF04 0A, A8, 00, 00,
1E6E 46 1683 DEF04 0A, A2, 00, 01,
1E6F 47 1684 DEF04 0A, AA, 80, 14,
1E70 48 1685 DEF04 02, AA, 00, 50,
1E71 49 1686 DEF04 00, A8, 05, 40,
1E72 50 1687 DEF04 05, 55, 54, 00,
1E73 51 1688 DEF04 15, 55, 50, 00,
1E74 52 1689 DEF04 54, 55, 50, 00,
1E75 53 1690 DEF04 50, 05, 54, 00,
1E76 54 1691 DEF04 50, 01, 55, 00,
1E77 55 1692 DEF04 10, 01, 55, 40,
1E78 56 1693 DEF04 10, 00, 05, 50,
1E79 57 1694 DEF04 00, 00, 01, 50,
1E7A 58 1695 DEF04 00, 00, 00, 40,
1E7B 59 1696 DEF04 00, 00, 01, 40,
1E7C 60 1697 DEF04 00, 00, 00, 54,
1E7D 61 1698 KIL2: DEF8 KIL2. AND. OFFH
1E7E 62 1699 DEF8 60
1E7F 63 1700 DEF04 0, D, 4, 7
1E80 64 1701 DEF04 01, 10, 00, 00,
1E81 65 1702 DEF04 45, 54, 40, 00,
1E82 66 1703 DEF04 55, 55, 40, 00,
1E83 67 1704 DEF04 0A, A8, 00, 00,
1E84 68 1705 DEF04 0A, 88, 15, 01,
1E85 69 1706 DEF04 1A, A5, 55, 41,
1E86 70 1707 DEF04 15, 55, 55, 55,
1E87 71 1708 CACTUS DEF2 1, 12
1E88 72 1709 DEF8 00100000B
1E89 73 1710 DEF8 00110000B
1E8A 74 1711 DEF8 00111000B
1E8B 75 1712 DEF8 00110000B
1E8C 76 1713 DEF8 10110010B
1E8D 77 1714 DEF8 11110010B
1E8E 78 1715 DEF8 11110110B
1E8F 79 1716 DEF8 00111100B
1E90 80 1717 DEF8 00111100B

```

1F00	1718	DEFB	00110000B
1F04	1719	DEFB	00110000B
1F05	1720	DEFB	00110000B
1F06	1721	GOTME:	DEFM 'GOT ME'
1F06	1722	NULPAT:	DEFB 0
1F0D	1723		DEFB 0
1F0E	1724		DEFB 1
1F0E	1725		DEFB 1
1F10	1726	GEBODY:	DEF04 0, 0, 3, F
1F14	1727		DEF03 00, 44, 00,
1F17	1728		DEF03 11, 55, 10,
1F1A	1729		DEF03 15, 55, 50,
1F1D	1730		DEF03 02, AA, 00,
1F20	1731		DEF03 02, A2, 00,
1F23	1732		DEF03 02, AA, 80,
1F24	1733		DEF03 00, AA, 00,
1F29	1734		DEF03 00, A8, 00,
1F2C	1735		DEF03 15, 55, 00,
1F2F	1736		DEF03 55, 55, 50,
1F32	1737		DEF03 51, 55, 50,
1F35	1738		DEF03 41, 55, 00,
1F38	1739		DEF03 41, 55, 00,
1F3B	1740		DEF03 45, 55, 00,
1F3E	1741		DEFB 01H
1F3E	1742		DEFB 55H
1F40	1743	WAGPAT:	DEF04 0, 0, 4, 16
1F43	1744		DEF04 00, 05, 50, 00,
1F43	1745		DEF04 00, 55, 55, 00,
1F46	1746		DEF04 01, 55, 55, 40,
1F50	1747		DEF04 05, 55, 55, 50,
1F54	1748		DEF04 15, 54, 15, 54,
1F58	1749		DEF04 15, 50, 05, 54,
1F5C	1750		DEF04 15, 40, 01, 54,
1F60	1751		DEF04 15, 40, 01, 54,
1F64	1752		DEF04 15, 50, 05, 54,
1F68	1753		DEF04 05, 54, 15, 50,
1F6C	1754		DEF04 01, 55, 55, 40,
1F70	1755		DEF04 00, 55, 55, 00,
1F74	1756		DEF04 00, 15, 54, 00,
1F78	1757		DEF04 02, AA, AA, 80,
1F7C	1758		DEF04 00, AA, AA, 00,
1F80	1759		DEF04 12, AA, AA, 84,
1F84	1760		DEF04 10, A8, 2A, 04,
1F88	1761		DEF04 10, 20, 08, 04,
1F8C	1762		DEF04 52, AA, AA, 85,
1F90	1763		DEF04 10, 20, 08, 04,
1F94	1764		DEF04 10, 00, 00, 04,
1F98	1765		DEF04 10, 00, 00, 04,
	1766		;
1F9C	1767	FUDG4:	DEFB 0
	1768		;
1F9D	1769	MSET	MASTER 0A4
1FA3	1770		VOLUME 09H, 0H
1FA3	1771		RET
	1772		; HOME ON DA RANGE
1FA3	1773	HOME	CALL MSET
1FA7	1774		NOTE1 36, G1
1FA7	1775		NOTE1 12, F1
1FAA	1776		NOTE1 18, E1
1FAC	1777		NOTE1 6, D1
1FAE	1778		NOTE1 36, E1
1FB0	1779		QUIET
	1780		; TAPS
1FB1	1781	TAPS	
1FB1	1782		CALL MSET
1FB4	1783		NOTE1 18, C1
1FB4	1784		NOTE1 6, C1
1FB8	1785		NOTE1 36, F1
1FBA	1786		NOTE1 18, C1
1FBC	1787		NOTE1 6, F1
1FBE	1788		NOTE1 36, A1
1FB0	1789		QUIET
	1790		; FUNERAL
1FC1	1791	FUNERL	
1FC1	1792		CALL MSET
1FC4	1793		NOTE1 24, A0

```

1FC6      1794      NOTE1 18, A0
1FC8      1795      NOTE1 6, A0
1FCA      1796      NOTE1 24, A0
1FCC      1797      NOTE1 18, C1
1FCE      1798      NOTE1 6, B0
1FD0      1799      NOTE1 18, B0
1FD2      1800      NOTE1 6, A0
1FD4      1801      NOTE1 18, A0
1FD6      1802      NOTE1 6, GS0
1FD8      1803      NOTE1 18, A0
1FDA      1804      QUIET
1FDB      1805      GUNSHOT OUTPUT 18H, OF0H, OF5H, OFDH, OFFH, O, 3FH, OFFH, OEFH
1FDD      1806      LEGSTA
1FDE      1807      VOLUME OFFH, 03FH
1FDF      1808      REST 5
1FE0      1809      NOTE1 5, 8FH
1FE2      1810      NOTE1 5, 4CH
1FE4      1811      QUIET
D1FEF     1812      LASTB EQU $

```

```

1814      ; *****
1815      ; * RAM CELLS *
1816      ; *****
1817      ORG NORMEM+0E70H
D4F70     1818      DEFS 150          ; ALLOW BIG STACK
D4F76     1819      STACK EQU $          ; START STACK HERE
D4F7C     1820      DEFS 12
D4F82     1821      MSTACK EQU $
D4F88     1822      STRRAM EQU $
D4F8E     1823      WRTO: DEFS 3          ; WRITE Q HEADER
D4F94     1824      VECQ: DEFS 3          ; VECTOR Q HEADER
D4F9A     1825      VECSTR EQU $
D4FA0     1826      BULV1: DEFS BULVSZ      ; BULLET VECTOR 1
D4FA6     1827      BULV2: DEFS BULVSZ      ; BULLET VECTOR 2
D4FAC     1828      BULV3: DEFS BULVSZ      ; BULLET VECTOR 3
D4FAE     1829      BULV4: DEFS BULVSZ      ; BULLET VECTOR 4
D4FB4     1830      DEFS 1          ; LEFT COWBOY LINK
D4FB8     1831      LCOWB: DEFS GFVSIZ-1      ; LEFT GUNFIGHTER
D4FBC     1832      DEFS 1          ; RIGHT COWBOY LINK
D4FB8     1833      RCOWB: DEFS GFVSIZ-1      ; RIGHT GUNFIGHTER
D4FBE     1834      DEFS 1          ; WAGON LINK
D4FC0     1835      WAGVEC: DEFS WAGVSZ      ; WAGON VECTOR
D4FC4     1836      WAGON EQU WAGVEC+VBSTAT
D4FC8     1837      ENDRAM EQU $
D4FCC     1838      LBULS EQU CT5
D4FD0     1839      RBULS EQU CT6
D4FA1     1840      RFIELD DEFS 1
D4FA2     1841      LSCORE DEFS 3
D4FA5     1842      LFIELD DEFS 1
D4FA6     1843      RSCORE DEFS 3
D1FEF     1844      LIST 5
D4FA9     1845      LEND EQU LASTB
D4FA9     1846      END

```

!TOTAL ASSEMBLER ERRORS = 2

```

$WEDEF 3
$REW 2
$END DO
$$
$MSTEK, HVGSYS, ASL, HVGLIB, USG, , MT1
$ASS SI ASL
$NOP
$EXE SED, , NOLO
POS HVGSYS
EXIT
$MOVE SI, 5
$NOP
$EXE SED, , NOLO
ASS SI USG
POS HVGLIB

```

```

FXI
$MOVE SI,7
$AVR CI,4
$ASS 2 MT1 3 SCA 4 SCB 6 LO RAD NO
$EXE MOSTEK.LMG
    
```

```

**MODCOMP Z-80 CROSS ASSEMBLER** HOME VIDEO GAME SYSTEM
ADDR OBJECT STMT LABEL OPCODE OPERAND COMMENT
    
```

```

        643          LIST 5
        644          ; *****
        644          ; * HVGSYS *
        645          ; *****
        646          ; ** MODIFIED TO CORRECT CALCULATOR BUG AND ASTERISK
        647          ; ** AND INCSR AND CLRNUM BUGS

00008          649  PFUG      EQU  08H          ; POT FUDGE FACTOR
>17DE          650  GFSTRT   EQU 17DEH          ; GUN FIGHT START ADDRESS
>1378          651  CMSTRT   EQU 1328H          ; CHECKMATE START ADDRESS
>1020          652  CALDST   EQU 1020H          ; CALCULATOR START ADDRESS
>0E19          653  SCBST:   EQU 0E19H          ; SCRIBELING START ADDRESS

        655          ; *****
        656          ; * POWER UP RESTART *
        657          ; *****
        658          ORG  0
0000 0000      659          NOP                    ; WAIT FOR THINGS TO SETTLE DOW
0001 0001      660          DI
0002 0002      661          XOR  A
0003 0003      662          OUT  (CONCM),A        ; *** SET CONSUMER MODE ***
0005 0005      663          JP   PWRUP

        665          ORG  8
0008 0008      666          ; TRANSFER CONTROL TO RESTART HANDLER
0009 0009      667          JP   2007H          ; VECTOR OUT

0008 0008      669  NUMBAS:  DEFB 1CH
0009 0009      670          DEFB 3CH
000D 000D      671          DEFB 1CH
000E 000E      672          DEFB 20H

        674          ORG 16
0010 0010      675          JP   200AH          ; RESTART 2
0013 0013      676  MENUCL:  DEFB 06H          ; MENU COLORS
0014 0014      677          DEFB 0FAH
0015 0015      678          DEFB 07H
0017 0017      679          DEFB 62H

        681          ORG 24
0018 0018      682          JP   200DH          ; RESTART 3
        683          ; NAME:      PAUSE
        684          ; PURPOSE:   HALT # OF INTERRUPTS
        685          ; INPUT:     B = # OF INTERRUPTS
0018 0018      687  HIRUSE:  EI
001C 001C      688          HALT
001D 001D      689          DJNZ -1
001F 001F      690          RET
        691          ORG 32
0020 0020      692          JP   2010H          ; RESTART 4

        695          ; NAME:  SET WORD
        696          ; (HL)=DE
0023 0023      697  HSETW:  LD   (HL),E
0024 0024      698          INC  HL
0025 0025      699          LD   (HL),D
0026 0026      700          RET
    
```



```

0028 001820      702      ORG 40
                703      JP 2013H      ; RESTART 5

002B 010000      705  CONC2: LD HL,0      ; ZERO OUT HL
002F 01          706      RET

                708      ORG 48
0030 010020      709      JP 2016H      ; RESTART 6

0033 01          711  OKSUM1: DEFB 0      ; CHECKSUM

0034 010001      713  ITAB:  DEFW MACTIN      ; INTERRUPT TRANSFER
0036 01          714      DEFB 1      ; ** SYSTEM REVISION LEVEL

                716      ORG 56
717      ; NAME:      USER PROGRAM INTERFACE
718      ; PURPOSE:    TRANSFER OF CONTROL FROM USER TO SYSTEM
719      ; INPUT:      ROUTINE # FOLLOWS INLINE AFTER RST INSTR
720      ;             IF L. O. BIT SET, LOAD ARGUMENTS INLINE F
721      ; OUTPUT:     NONE
722      ; STACK USE:  18 BYTES TOTAL, 16 BYTES ON EXIT
723      ; SIDE EFFECTS: REGISTERS AF, BC, DE, HL, IX, AND OLD IY SAV
724      ; EXPLANATION:
725      ; REGISTERS AF, BC, DE, HL, IX, AND PREVIOUS IY ARE PUSHED
726      ; THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED TO
727      ; INDEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
728      ; SYSTEM ROUTINE TO CALL. IF OPTIONED, INLINE ARGUMENTS
729      ; ARE COPIED INTO THE CONTEXT AREA. FOR ARGUMENT ORDERIN
730      ; SEE INTERPRETER DOCUMENTATION AND APPROP. TABLES
731      ; A DUMMY RETURN IS INSERTED WHICH, WHEN RETURNED TO BY
732      ; SYSTEM ROUTINE, WILL RESTORE THE REGISTER CONTENTS AND
733      ; RETURN TO THE USER PROGRAM
734      ;
735      ; *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUPPLI
736      ; ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
737      ; THEN THE USERS DISPATCH TABLE POINTER (USERTB) IS US
738      ; NOTE THAT THE SIGN BIT ISN'T ZAPPED BEFORE BEING
739      ; USED AS AN INDEX, THIS MEANS THAT THE USERS DISPATCH
740      ; TABLE POINTER SHOULD POINT 128 BYTES BEFORE THE FIRS
0038 EB          741      EX (SP),HL      ; RETURN ADDRESS TO HL
0039 F5          742      PUSH AF      ; CREATE CONTEXT
003A C5          743      PUSH BC
003B D5          744      PUSH DE
003C DDE5       745      PUSH IX
003E FDE5       746      PUSH IY
0040 FD210000    747      LD IY,0      ; POINT IY AT CONTEXT
0044 FD39       748      ADD IY,SP
0046 7F          749      LD A,(HL)      ; LOAD OPCODE
0047 23          750      INC HL
0048 117A02     751      LD DE,RETN      ; DE = RETURN POINT
004B 1F          752      RRA      ; SUCK WANTED?
004C 3836       753      JR C,MINTO-$      ; JUMP IF YES
004E F5          754  INTPE:  PUSH HL      ; SAVE PC
004F D5          755      PUSH DE      ; SAVE DUMMY RETURN
0050 210000     756      LD HL,SYSDPT
0053 07          757      RLCA
0054 5F          758      LD E,A
0055 1400       759      LD D,0
0057 17          760      RLA      ; USER TABLE WANTED?
0058 3003       761      JR NC,PUSH1-$
005A 2AFD4F     762      LD HL,(USERTB) ; YES - LOAD IT
005D 19          763  PUSH1:  ADD HL,DE
005E 5F          764      LD E,(HL)
005F 23          765      INC HL
0060 57          766      LD D,(HL)
0061 D5          767      PUSH DE
0062 F1430B     768      LD H,(IY+CBH)
0065 F1430A     769      LD L,(IY+CBL)
0068 F14303     770  RELD:  LD D,(IY+CBIXH)
006B F14302     771      LD E,(IY+CBIXL)

```

```

006E 05      772      PUSH DE
006F 00E1    773      POP  IX
0071 004009  774      LD   A, (IY+CBA)
0074 004005  775  DELOAD: LD   D, (IY+CBD)
0077 004004  776      LD   E, (IY+CBE)
007A 00      777      RET
; CALL VIA RETURN
; NAME: MACRO INTERPRETER
; PURPOSE: INTERPRETING SEQUENCES OF SYSTEM CALLS
; INPUT: ADDRESS OF STRING TO INTERPRET PASSED ON
; STACK USE: NO INCREASE IN DEPTH
; EXPLANATION: IF OPTIONED (BIT 0 OF CALL INDEX SET) TH
; ARGUMENT TABLE (MRARGT) IS INDEXED GIVING A MASK WHICH
; SPECIFIES HOW TO TRANSFER INLINE ARGUMENTS INTO THE CO
; BLOCK. THIS MASK IS FORMATED AS FOLLOWS:
;
; *****
; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
; *****
; * H * L * A * IX * B * C * D * E *
; *****
; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING
; (OMITING UNUSED ARGUMENTS, OF COURSE)
; (INDEX), IXL, IXH, E, D, C, B, A, L, H
;
; THE SIMULATED PC IS SAVED AND A DUMMY RETURN IS
; INSERTED ON THE STACK. THE UPI DISPATCHING ROUTINE IS
; THEN ENTERED AT 'INTPE', WHICH EFFECTS A CONTROL TRANS
; TO THE CALLED ROUTINE. WHEN THE CALLED ROUTINE RETURN
; IT WILL COME BACK HERE TO INTERPRET THE NEXT MACRO INS
; NOTE THAT THIS ROUTINE IS REENTRANT, THEREFORE THE CAL
; ROUTINE MAY RECUR BACK THRU HERE, IF IT FEELS LIKE IT.
; ** THE UPI HAS BEEN EXTENDED TO SUPPORT USER PROVIDED
; SYSTEM ROUTINES. IF A NEGATIVE CALL INDEX IS ENCOUNTER
; BY THE INTERPRETER, AND 'SUCK INLINE' IS OPTIONED, THE
; USER MACRO ROUTINE ARGUMENT TABLE IS INDEXED FOR A
; PARAMETER MASK. THE ADDRESS OF THIS TABLE IS ASSUMED
; TO BE IN (UMARGT), (UMARGT+1). THIS POINTER SHOULD
; POINT 64 BYTES BEFORE THE FIRST REAL ENTRY.
; I. E. LD HL, USERMT-64 ; WHERE USERMT POINTS AT
; LD (UMARGT), HL
; MINTPC: POP DE ; DISCARD DUMMY RETURN FROM UPI
; RENTER: ; POP OFF PC
; POP HL
;
; NAME: MCALL
; PURPOSE: CALL INTERPRETER SUBROUTINE
; INPUT: HL = ROUTINE ADDRESS
; NOTES: ROUTINE MAY BE CALLED FROM MACHINE LANGUA
; ANOTHER INTERPRETED SEQUENCE
; STACK DEPTH INCREASED BY 4 BY CALL
;
; MNCALL: LD A, (HL) ; GET OPCODE
; INC HL
; SRL A
; LD DE, RENTER ; LOAD INTERPRETER DUMMY RETURN
; MINT0: PUSH DE ; SAVE DUMMY RETURN
; LD C, A ; INDEX TO C
; JR NC, MINT2-$ ; JUMP IF NO LOAD WANTED
; EX DE, HL
; LD B, 0
; LD HL, MRARGT ; LOAD SYSTEM ARG TABLE
; BIT 6, A ; USE USER TABLE?
; JR Z, MINT1-$ ; JUMP IF NO
; LD HL, (UMARGT)
; MINT1: ADD HL, BC ; INDEX TABLE
; LD B, (HL)
; CALL MSUCK1 ; CALL SUCK ROUTINE
; MINT2: POP DE ; DUMMY RETURN TO DE, HL = PC
; LD A, C ; GET CALL INDEX BACK
; LD B, (IY+CBB) ; RESTORE CLOBBERED REGISTERS
; LD C, (IY+CBC)
; JR INTPE-$ ; JOIN NORMAL UPI DISPATCH SEQU
;
; NAME: SUCK INLINE ARGUMENTS

```

```

847 ▶ PURPOSE: TRANSFER OF INLINE ARGS INTO CONTEXT BLO
848 ; INPUT: B = ARG LOAD MASK (SEE INTERPRETER COMME
849 ; OUTPUT: HL = UPDATED PC
850 ; EXPLANATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INS
851 ; IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN T
852 ; INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE I
853 ; A ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'
854 ; TWO ENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO I
855 ; THE OTHER FOR THE INTERPRETER TO USE
856 ; SUCK MACRO ENTRY:
00A3 F1 857 MSUCK: POP HL ; RETURN ADDRESS TO HL
00A5 F1 858 POP DE ; POP OFF PC
00A6 23 859 ; *** BYTE SAVING TRICK *** REPLACE WITH LD HL,REENTRY
00A7 F5 860 INC HL ; ADVANCE TO REENTRY (MINTO)
861 PUSH HL
862 ; FALL INTO ...
00A8 CB70 863 MSUCK1: BIT 4,B ; IX LOAD WANTED?
00AA 280A 864 JR Z,MSUCK2-$ ; MSUCK2 IF NOT
00AC 1A 865 LD A,(DE)
00AD 13 866 INC DE
00AF FD7702 867 LD (IY+CBIXL),A
00B1 1A 868 LD A,(DE)
00B2 13 869 INC DE
00B3 FD7703 870 LD (IY+CBIXH),A
00B4 FDF5 871 MSUCK2: PUSH IY ; LET HL = IY
00B8 F1 872 POP HL
00B9 23 873 INC HL ; + 4
00BA 23 874 INC HL
00BB 23 875 INC HL
00BC 23 876 INC HL
00BD CB60 877 RES 4,B ; KILL IX BIT
878 ; THE FAMOUS SUCK IN LOOP
00BF CB30 879 MSUCK3: SRL B
00C1 3003 880 JR NC,MSUCK5-$ ; MSUCK5 IF NOT THIS TIME
00C2 1A 881 LD A,(DE) ; GET INLINE BYTE
00C4 13 882 INC DE
00C5 77 883 LD (HL),A ; STUFF INTO CB
00CA 23 884 MSUCK5: INC HL ; BUMP CB POINTER
885 ; ** THIS CODE ASSUMES THAT STATUS OF 'SRL' IS PRESERVE
00C7 20FA 886 JR NZ,MSUCK3-$ ; JUMP BACK IF MORE TO DO
00C9 FB 887 EX DE,HL ; HL = PC
00CA C2 888 RET ; THEN QUIT
889 ; *****
890 ; * UPI ROUTINE ADDRESS TABLE *
891 ; *****
00EB 7000 892 SYSOPT. DEFW MINTFC
00ED 7902 893 DEFW MXINTC
00EF 3204 894 DEFW MRCALL
00F1 7D05 895 DEFW MMCALL
00F3 730B 896 DEFW MMRET
00F5 140A 897 DEFW MMJUMP
00F7 0400 898 DEFW MSUCK
00F9 8101 899 DEFW MACTIN
00FB 7F04 900 DEFW TIMEY
00FD 0305 901 DEFW MUZSET
00FF FC05 902 DEFW MUZSTP
0101 CF03 903 DEFW MSETUP
0103 DD01 904 DEFW MCOLOR
0105 FE06 905 DEFW MFILL
0107 B305 906 DEFW MPAINT
0109 F103 907 DEFW MVWRIT
010B 0007 908 DEFW MWRITR
010D 1107 909 DEFW MWRITP
010F 1107 910 DEFW MWRIT
0111 1107 911 DEFW MWRITA
0113 2907 912 DEFW MVBLAN
0115 2107 913 DEFW MBLANK
0117 B307 914 DEFW MSAVE
0119 0107 915 DEFW MREST
011B 2307 916 DEFW MSCROL
011D 8307 917 DEFW DISPCH
011F 1307 918 DEFW STRNEW
0121 1300 919 DEFW BCDISP
0123 1306 920 DEFW MRELAB
0125 1304 921 DEFW MRELA1
922 ; RELAB1

```

0107 1000	923	DEFW MVECTC	
0108 1000	924	DEFW MVECT	
0109 1000	925	DEFW MKCTAS	
0100 1000	926	DEFW MENTRY	; SENTRY
010F 1000	927	DEFW MDGIT	; DOIT
0111 1000	928	DEFW MDGITB	
0113 1000	929	DEFW MPIZBK	; PIZBRK
0115 1000	930	DEFW MMENU	
0117 1000	931	DEFW MGETP	
0119 1000	932	DEFW MGETN	
011E 1000	933	DEFW MPAUSE	; PAUSE
011D 1000	934	DEFW MDISTI	; DISPLAY TIME
011F 1000	935	DEFW MINCSC	; INC SCORE
0121 1000	936	DEFW INXNIB	; INDEXN
0123 1000	937	DEFW PUTNIB	; STOREN
0125 1000	938	DEFW MINDW	; INDEXW
0127 1000	939	DEFW MINDB	; INDEXB
0129 1000	940	DEFW MMOVE	; MOVE
012E 1000	941	DEFW MSHFTU	
0130 1000	942	DEFW BCDAD	
0131 1000	943	DEFW BCDSB	
0131 1000	944	DEFW BCDML	
0133 1000	945	DEFW BCDDV	
0135 1000	946	DEFW BCDCS	
0137 1000	947	DEFW BCING	
0137 1000	948	DEFW SDADD	
013D 1000	949	DEFW SDSMG	
013D 1000	950	DEFW SDABS	
013F 1000	951	DEFW SNEG	
0141 1000	952	DEFW MRANGE	
0143 1000	953	DEFW MQUIT	
0145 1000	954	DEFW MSETB	
0147 1000	955	DEFW MSETW	
0149 1000	956	DEFW MMTD	

```

958 ; MACRO ROUTINES ARGUMENT MASK TABLE
959 ; FORMAT:
960 ; *****
961 ; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
962 ; *****
963 ; * H * L * A * IX * B * C * D * E *
964 ; *****
965 ; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING
966 ; (OMITTING UNUSED ARGUMENTS, OF COURSE)
967 ; (INDEX), IXL, IXH, E, D, C, B, A, L, H

```

014B 00	968	MRARGT: DEFB 0	; INTPC
014C 00	969	DEFB 0	; XINTC
014D 00	970	DEFB 11000000B	; RCALL
014E 00	971	DEFB 11000000B	; MCALL
014F 00	972	DEFB 0	; MRET
0150 00	973	DEFB 11000000B	; MJUMP
0151 00	974	DEFB 00001000B	; SUCK
0152 00	975	DEFB 0	; ACTINT
0153 01	976	DEFB 00000100B	; DECCTS
0154 00	977	DEFB 11110000B	; BMUSIC
0155 00	978	DEFB 0	; EMUSIC
0156 00	979	DEFB 00101010B	; SETOUT
0157 00	980	DEFB 11000000B	; COLSET
0158 00	981	DEFB 00101111B	; FILL
0159 00	982	DEFB 00101111B	; RECTAN
015A 00	983	DEFB 11010000B	; VWRITR
015B 00	984	DEFB 11100011B	; WRITR
015C 00	985	DEFB 11100011B	; WRITP
015D 00	986	DEFB 11101111B	; WRIT
015E 00	987	DEFB 11101111B	; WRITA
015F 00	988	DEFB 00010011B	; VBLANK
0160 00	989	DEFB 11001011B	; BLANK
0161 00	990	DEFB 11001111B	; SAVE
0162 00	991	DEFB 11000011B	; RESTORE
0163 00	992	DEFB 11001111B	; SCROLL
0164 00	993	DEFB 00100111B	; NEW DISCHR
0165 00	994	DEFB 11000111B	; NEW DISSTR

```

0166 01 295      DEFB 11001111B ; DISNUM
0167 00 296      DEFB 00100000B ; RELABS
0168 00 297      DEFB 00100000B ; RELAB1
0169 01 298      DEFB 11010100B ; VECTC
016A 00 299      DEFB 11010000B ; VECT
016B 00 1000     DEFB 0 ; KCTASC
016C 00 1001     DEFB 00000011B ; SENTRY
016D 00 1002     DEFB 11000000B ; DOIT
016E 00 1003     DEFB 11000000B ; DOITB
016F 00 1004     DEFB 0 ; PIZBRK
0170 00 1005     DEFB 11000011B ; MENU
0171 00 1006     DEFB 11101100B ; GET PARAMETER
0172 01 1007     DEFB 11001111B ; GET NUMBER
0173 00 1008     DEFB 00001000B ; PAUSE
0174 02 1009     DEFB 00000111B ; DISTIM
0175 00 1010     DEFB 11000000B ; INCSCR
0176 00 1011     DEFB 11000000B ; INDEXN
0177 00 1012     DEFB 11000000B ; STOREN
0178 00 1013     DEFB 11000000B ; INDEXW
0179 00 1014     DEFB 11000000B ; INDEXB
017A 01 1015     DEFB 11001111B ; MOVE
017B 00 1016     DEFB 11001000B ; SHIFU
017C 01 1017     DEFB 11001011B ; BCDADD
017D 01 1018     DEFB 11001011B ; BCDSUB
017E 01 1019     DEFB 11001011B ; BCDMUL
017F 01 1020     DEFB 11001011B ; BCDIV
0180 01 1021     DEFB 11001000B ; BCDCHS
0181 01 1022     DEFB 00001011B ; BCDNEG
0182 01 1023     DEFB 11001011B ; DADD
0183 01 1024     DEFB 00001011B ; DSMG
0184 01 1025     DEFB 00001011B ; DABS
0185 01 1026     DEFB 11001000B ; NEGT
0186 01 1027     DEFB 00100000B ; RANGED
0187 01 1028     DEFB 00000000B ; QUIT
0188 01 1029     DEFB 11100000B ; SET BYTE
0189 01 1030     DEFB 11000011B ; SET WORD
018A 01 1031     DEFB 11000111B ; MASK TO DELTAS

1033 ; INTERRUPT ROUTINE FOR EVERYBODY
1034 ; WHO DOESN'T WANT TO WRITE THEIR OWN
1035 ; DOES 4 60TH SEC COUNTERS IN CTO-3
018B 01 1036     MACTIN: DI ; MAKE DAMN SURE WE IS OFF
018C 01 1037     PUSH AF
018D 01 1038     PUSH BC
018E 01 1039     PUSH DE
018F 01 1040     PUSH HL
0190 01 1041     IM 2
0191 01 1042     LD A, ITAB, SHR, 8
0192 01 1043     LD I, A
0193 01 1044     LD A, 200
0194 01 1045     OUT (INLIN), A
0195 01 1046     LD A, ITAB&OFFH
0196 01 1047     OUT (INFBK), A
0197 01 1048     CALL TIMEZ ; UPDATE TIMOUT, MUSIC AND SECON
0198 01 1049     LD C, OFH ; USE CTO-3
0199 01 1050     CALL TIMEY ; DEC CTO-3
01A0 01 1051     POP HL
01A1 01 1052     POP DE
01A2 01 1053     POP BC
01A3 01 1054     POP AF
01A4 01 1055     EI
01A5 01 1056     RET

1058 ; ROUTINE: SENTRY
1059 ; PURPOSE: TO WAIT FOR CHANGE OF PROGRAM STATUS
1060 ; IN EITHER THE PORTS OR THE TIMER-COUNTERS.
1061 ; IN ADDITION IT CHECKS TIMOUT FOR LONG PERIODS OF IN-
1062 ; ACTIVITY.
1063 ; ** IS VECTOR OUT FLAG SET??

```

```

01A0 30F04F 1064 MENTRY: LD A, (SENFLG)
01A1 FF0A 1065 CP 0AAH
01B1 001920 1066 JP Z, 2019H ; YES - JUMP OUT
01B4 30F04F 1067 LD A, (TIMOUT) ; CHECK IF TIME TO BLAKOUT
01B7 00 1068 OR A
01B8 1000 1069 JR NZ, TTEST-$
01BA 00 1070 MPIZBK: XOR A ; TIME TO SHUT DOWN
01BD 00 1071 DI
01BE 0010 1072 OUT (VOLC), A ; TURN OFF SOUNDS
01BF 0010 1073 OUT (VOLAB), A
01C0 010000 1074 LD BC, COLBX+8*256
01C3 0000 1075 OUT (C), A ; PAINT IT BLACK
01C5 1000 1076 DJNZ -2
01C7 111102 1077 FBLP: LD DE, AKEYS
01C8 000000 1078 CALL FINDL3 ; CALL STORE DE INTO CONTEXT RO
01CD 000001 1079 CALL TTEST ; WAIT FOR SOMETHING TO HAPPEN
01D0 00 1080 INC A
01D1 1007 1081 JR NZ, MPIZBK-$
01D3 00000000 1082 LD (IY+CBA), 0
01D7 10 1083 EI
01D8 00004F 1084 LD HL, (COLLST) ; GET SAVED COLORS
01DB 00004F 1085 NCOLOR: LD (COLLST), HL ; SAVE COLORS FOR FUTURE
01DF 010008 1086 LD BC, 800H+COLBX
01E1 0000 1087 OTIR ; RESET THE COLORS
01E3 00 1088 XOR A
01E4 00 1089 RET
01E5 000008 1090 TTEST: CALL TRCHK
01E8 000700 1091 LD (IY+CBA), A
01EB 000007 1092 LD (IY+CBB), B
01EE 1000 1093 CP SKYD
01F0 00 1094 RET C
01F1 0010 1095 CP FOTO
01F3 00 1096 RET NC
01F4 0000 1097 LD A, OFFH
01F7 00004F 1098 LD (TIMOUT), A
01F9 00 1099 RET
01FA 0000 1100 CALCL: DEFW SCRL
01FC 0000 1101 DEFW PNCALC
01FF 0010 1102 DEFW CALST ; START OF CALCULATOR

1105 ; SYSTEM ROUTINES JUMP VECTOR
1106 ORG 200H
0200 000004 1107 JP TIMEZ ; DO TIMER & MUSIC
0203 002004 1108 JP TIMEX ; DECTMR

0206 20 1110 SYSFNT: DEFB 20H
0207 08 1111 DEFB 8
0208 00 1112 DEFB 8
0209 01 1113 DEFB 1
020A 07 1114 DEFB 7
020B 1000 1115 DEFW LRGCHR

020D 00 1117 SMLFNT: DEFB 0A0H
020E 04 1118 DEFB 4
020F 06 1119 DEFB 6
0210 01 1120 DEFB 1
0211 05 1121 DEFB 5
0212 0000 1122 DEFW SMLCHR

1124 ; ALLKEYS MASK
0214 3F 1125 AKEYS DEFB 3FH
0215 3F 1126 DEFB 3FH
021A 3F 1127 DEFB 3FH
0217 3F 1128 DEFB 3FH

1130 ; HEAD OF ONBOARD MENU
021B 1100 1131 GUNLNK: DEFW CML
021C 1100 1132 DEFW PNGF
021D 1100 1133 DEFW GFSTRT
021F 40115800 1134 DEFM "MAX SCORE"
0227 00 1135 DEFB 0
0228 00 0404A 1136 DEFM "# OF PLAYERS"

```

```

0234 00 1137 DEFNB 0
0235 00 1138 DEFNB '# OF GAMES'
0236 00 1139 DEFNB 0
1141 ; NAME: CONVERT MASK TO DELTAS
1142 ; INPUT: B = JOYSTICK MASK
1143 ; C = FLOP STATUS (MR FLOP BIT SET IF FLOP
1144 ; DE = X POSITIVE DELTA
1145 ; HL = Y POSITIVE DELTA
0240 005602 1146 MMTD: CALL CONCPL ; HANDLE Y
0243 EB 1147 EX DE,HL
0244 0E71 1148 BIT MRFLOP,C ; FLOP SET?
0246 2807 1149 JR Z,MMTD2-$ ; YES - DOIT
0248 78 1150 LD A,B ; NO - GET MASK
0249 F703 1151 AND 3
024B 2801 1152 JR Z,MMTD1-$
024D 2F 1153 CPL ; INVERT IF NOT ZERO
024E 47 1154 MMTD1: LD B,A
024F 005602 1155 MMTD2: CALL CONCPL ; PROCESS X
0252 EB 1156 EX DE,HL
0253 03B00B 1157 JP STHLDE ; STORE HL,DE AND QUIT

1159 ; SUBROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HL
025A 0B08 1160 CONCPL: RRC B
025B 3000 1161 JR NC,CONC1-$ ; JUMP IF NOT UP
025A 7D 1162 LD A,L
025B 3F 1163 CPL
025C 4F 1164 LD L,A
025D 7C 1165 LD A,H
025E 3F 1166 CPL
025F 47 1167 LD H,A
0260 33 1168 INC HL
0261 0B08 1169 RRC B
0263 09 1170 RET
0264 0B08 1171 CONC1: RRC B ; DOWN SET?
026A 08 1172 RET C ; QUIT IF SO
0267 03B000 1173 JP CONC2 ; JUMP TO ZERO OUT

1175 ; NAME: SCROLL MEMORY BLOCK
1176 ; INPUT: B = NUMBER OF LINES TO SCROLL
1177 ; C = NUMBER OF BYTES ON LINE TO SCROLL
1178 ; DE = LINE INCREMENT
1179 ; HL = FIRST LINE TO SCROLL
026A 0F 1180 MSCROL: XOR A
026B 05 1181 MSCRL1: PUSH BC ; SAVE COUNTERS
026C 05 1182 PUSH DE
026D 17 1183 LD B,A
026E EB 1184 EX DE,HL
026F 17 1185 ADD HL,DE ; ADD INCREMENT TO LINE
0270 05 1186 PUSH HL
0271 0B00 1187 LDIR ; ZZZZAP!
0272 01 1188 POP HL
0273 01 1189 POP DE
0274 01 1190 POP BC
0275 00 1191 DJNZ MSCRL1-$
0278 01 1192 RET

1194 ; NAME: MACRO INTERPRETER EXIT WITH CONTEXT REST
1195 ; PURPOSE: QUIT INTERPRETING AND GO HOME
0279 E1 1196 MXINTC: POP HL ; THROW OUT DUMMY RETURN
1197 ; NAME: RETURN FROM SYSTEM CALL
1198 ; PURPOSE: RETURNING TO USER AND RESTORATION OF REG
027A E1 1199 RETN: POP HL ; RETURN ADDRESS TO HL
027B F1E1 1200 POP IY
027D 00E1 1201 POP IX
027F D1 1202 POP DE
0280 C1 1203 POP BC
0281 F1 1204 POP AF
0282 E3 1205 EX (SP),HL ; STK=RETURN, HL=OLD HL
0283 C9 1206 RET

1208 ; NAME: BCD DIVIDE
1209 ;
0284 000002 1210 BODDV: CALL GNACC ; GENERATE ACCUMULATOR
0287 E3 1211 EX (SP),HL ; HL = ACC, TOP = ARG2

```

0288 C5	1212	PUSH BC	
0289 0600	1213	LD B,0	
028B 79	1214	LD A,C	
028C CB39	1215	SRL C	
028E 09	1216	ADD HL,BC	
028F 4F	1217	LD C,A	
0290 EB	1218	EX DE,HL	; HL = ARG1, DE = ACC
0291 EDB0	1219	LDIR	; HL = ARG1 FLAG+1
0293 C1	1220	POP BC	
0294 D1	1221	POP DE	
0295 2B	1222	DEC HL	; ** FIX **
0296 F3	1223	EX (SP),HL	; HL = ARG2, TOP = ARG1 FLAG
0297 C5	1224	PUSH BC	
0298 0600	1225	LD B,0	
029A 09	1226	ADD HL,BC	; HL = ACC+SIZE/2
029B C1	1227	POP BC	
029C 0D	1228	DEC C	; ** FIX ** DECREMENT SIZE
029D EB	1229	EX DE,HL	; HL = ARG2, DE = ACC, TOP = AR
029E 1B	1230	DEC DE	; ** FIX **
029F 1B	1231	DEC DE	
0300 1B	1232	XOR A	
0301	1233	SYSTEM NEG	; ARG2 = -ARG2 (10S COMP)
0303	1234	SYSTEM DADD	; SUBTRACT UNTIL BORROW
0305 0000	1235	JR C,DIV3-\$	
0307 00	1236	INC A	; OR UNTIL LOOP COUNT > 99
0308 00	1237	DAA	
0309 0000	1238	JR NZ,DIV2-\$	
030B 1B	1239	POP HL	
030C 0000	1240	LD (HL),OFFH	
030E 1B	1241	POP BC	
030F 0000	1242	JR MULT6-\$	
0311	1243	SYSTEM NEG	
0313	1244	SYSTEM DADD	
0315 00	1245	EX (SP),HL	; HL = ARG1
0317 1B	1246	DEC HL	
0319 00	1247	LD (HL),A	; SAVE ANSWER IN ARG1
031B EB	1248	EX (SP),HL	
031D 0D	1249	DEC C	
031F 0000	1250	JR NZ,DIV1-\$	
0320 E1	1251	POP HL	
0321 C1	1252	POP BC	
0323 1855	1253	JR DIV4-\$	
	1254	; SUBROUTINE TO GENERATE ACCUMULATOR ON THE STACK	
0325 0000	1255	GNACC: POP IX	
0327 AF	1256	XOR A	
0329 4F	1257	LD C,A	
032B	1258	SYSTEM DABS	; ARG1=ABS VALUE
032D EB	1259	EX DE,HL	
032F	1260	SYSTEM DABS	; ARG2=ABS VALUE
0331 EB	1261	EX DE,HL	; FLAG=1 IF NEG ANS, ELSE POS
0333 57	1262	LD H,A	
0335 4F	1263	LD L,A	
0337 78	1264	LD A,B	
0339 00	1265	PUSH HL	; GENERATE ACC ON STACK
033B 10FD	1266	DJNZ MULT1-\$	
033D 17	1267	LD B,A	; RESTORE SIZE
033F 09	1268	ADD HL,SP	
0341 00	1269	PUSH BC	; SAVE SIGN
0343 00	1270	PUSH HL	; SAVE STACK POINTER
0345 00	1271	PUSH HL	; SAVE ACC POINTER
0347 1000B	1272	LD H,(IY+CBH)	; RESTORE ARG2 POINTER
0349 1000A	1273	LD L,(IY+CBL)	
034B 18	1274	LD C,B	
034D 0000	1275	JP (IX)	
	1276	; DECIMAL MULTIPLY	
	1277	; GIVEN: DE>ARG1, HL>ARG2, B=SIZE/2	
	1278	; (SIZE/2-1 ASSUMED EVEN)	
	1279	; RETURNED: ARG1=ANSWER, C>0 ON OVERFLOW	
	1280		
	1281		
034F 00002	1282	BCDML: CALL GNACC	; GENERATE ACCUM
0351 0F	1283	MULT2: LD A,(HL)	; A=MULT LOOP COUNT
0353 00	1284	INC HL	
0355 00	1285	EX (SP),HL	; HL>DEC ACC
0357 00	1286	AND A	; IF A=0, SKIP MULT LOOP



```

02E5 0809 1287 JR Z, MULT4-$
02E7 FB 1288 EX DE, HL
02FA 07 1289 MULT3: SYSTEM DADD ; ELSE MULTIPLY
02FB 9D 1290 AND A ; CLEAR THE CARRY BIT
02FC 27 1291 DEC A ; DECIMAL DECREMENT
02FD 0902 1292 DAA
02FE 0902 1293 JR NZ, MULT3-$
02FF FB 1294 EX DE, HL
02F0 23 1295 MULT4: INC HL ; INCREMENT DECIMAL ACC
02F1 03 1296 EX (SP), HL ; HL>ARG2
02F2 9D 1297 DEC C
02F3 0900 1298 JR NZ, MULT2-$
02F5 FB 1299 POP HL
02F6 FB 1300 POP HL ; RESTORE STACK POINTER
02F7 01 1301 POP BC ; RESTORE SIGN
02F8 04 1302 PUSH DE
02F9 04 1303 PUSH BC
02FA 04 1304 LD C, B
02FB 04 1305 LD B, 0
02FC 04 1306 SRL C
02FD 09 1307 ADD HL, BC
0300 0B21 1308 SLA C
0301 FB00 1309 LDIR
0302 01 1310 POP BC
0303 04 1311 PUSH BC ; CHECK FOR OVERFLOW
0304 FB 01 1312 SRL B
0305 04 1313 XOR A
0306 04 1314 MULT5: OR (HL)
0307 23 1315 INC HL
0308 10FC 1316 DJNZ MULT5-$
0309 07 1317 AND A ; SET FLAGS
030E 0808 1318 JR Z, MULT7-$
0310 0400 1319 LD A, 0FFH
0311 04 1320 LD (DE), A
0312 01 1321 MULT7: POP BC ; CHECK SIGN AND
0313 01 1322 POP HL
0314 0400 1323 DIV4: BIT 0, C ; NEGATE ARG1 IF NECESSARY
0315 04 1324 JR Z, MULT6-$
0316 04 1325 SYSTEM BCDCHS
0317 04 1326 MULT6: POP HL ; RESTORE ORIGINAL STACK POINTER
0318 04 1327 DJNZ MULT6-$
0319 04 1328 RET
0320 04 1329 ; BCD SUBTRACT & ADD
0321 04 1330 ;
0322 04 1331 ; GIVEN: DE>ARG1, HL>ARG2
0323 04 1332 ; B=SIZE/2+1
0324 04 1333 ; RETURNED: ARG1=ANSWER
0325 04 1334 BCDSB: SYSTEM BCDCHS
0326 04 1335 BCDAD: SYSTEM BCDNEG
0327 04 1336 EX DE, HL
0328 04 1337 SYSTEM BCDNEG
0329 04 1338 EX DE, HL
0330 04 1339 SYSTEM DADD
0331 04 1340 ; AND FALL INTO
0332 04 1341 ;
0333 04 1342 ;
0334 04 1343 ; DECIMAL SIGNED MAGNITUDE
0335 04 1344 ;
0336 04 1345 ; GIVEN: DE>ARG (10'S COMPLEMENT)
0337 04 1346 ; B=SIZE/2+1
0338 04 1347 ; RETURNED: ARG (SIGNED MAGNITUDE)
0339 04 1348 ;
0340 04 1349 SDSMG: LD L, B ; HL>ARG+B-1 (SIGN BYTE)
0341 04 1350 DEC L
0342 04 1351 LD H, 0
0343 04 1352 ADD HL, DE
0344 04 1353 LD A, (HL) ; IF POS (SIGN NIBBLE<5)
0345 04 1354 CP 50H
0346 04 1355 RET C ; EXIT
0347 04 1356 EX DE, HL
0348 04 1357 SDSMG1: LD A, 0 ; ELSE 10'S COMPLEMENT
0349 04 1358 SBC A, (HL)
0350 04 1359 DAA

```

```

0312 71      1360      LD   (HL),A
0313 72      1361      INC  HL
0314 73      1362      DJNZ SDMSG1-$
0315 74      1363      DEC  HL          ;AND SET SIGN BIT
0316 75      1364      LD   A,(HL)
0317 76      1365      OR   SOH
0318 77      1366      LD   (HL),A
0319 78      1367      RET
          ;
          ;
          ;BCD NEGATE
          ;
          ;GIVEN:   DE>ARG (SIGNED MAGNITUDE)
          ;          B=SIZE/2+1
          ;RETURNED: ARG (10'S COMPLEMENT)
          ;
0341 60      1376      BCDNG: LD   L,B          ;HL>ARG+B-1 (SIGN BYTE)
0342 61      1377      DEC  L
0343 62      1378      LD   H,0
0344 63      1379      ADD  HL,DE
0345 64      1380      BIT  7,(HL)      ;EXIT IF POS
0346 65      1381      RET  Z
0347 66      1382      LD   (HL),0      ; CLEAR SIGN BYTE
0348 67      1383      EX  DE,HL
0349 68      1384      SNEGT: XOR  A          ; CLEAR CARRY
0350 69      1385      BCDNG1: LD  A,0          ; ELSE 10'S COMPLEMENT
0351 70      1386      SBC  A,(HL)
0352 71      1387      DAA
0353 72      1388      LD   (HL),A
0354 73      1389      INC  HL
0355 74      1390      DJNZ BCDNG1-$
0356 75      1391      RET
          ;
          ;
          ;DECIMAL ABSOLUTE
          ;
          ;GIVEN:   DE>ARG (SIGNED MAGNITUDE)
          ;          B=SIZE/2+1
          ;RETURNED: C=C+1 IF SIGN BIT CLEARED
          ;
0356 68      1400      SDABS: LD  L,B
0357 69      1401      LD  H,0
0358 70      1402      DEC  L
0359 71      1403      ADD  HL,DE
0360 72      1404      BIT  7,(HL)
0361 73      1405      RET  Z
0362 74      1406      LD  (HL),0
0363 75      1407      INC  (IY+CBC)
0364 76      1408      RET
          ;
          ;
          ;BCD CHANGE SIGN
          ;
          ;GIVEN:   HL>ARG  B=SIZE/2+1
          ;          (SIGNED MAGNITUDE)
          ;RETURNED: ARG SIGN BIT COMPLEMENTED
          ;
0374 43      1417      BCDCS: LD  C,B
0375 44      1418      LD  B,0
0376 45      1419      DEC  C
0377 46      1420      ADD  HL,BC
0378 47      1421      LD  A,(HL)
0379 48      1422      XOR  SOH
          ; NAME:   SET BYTE
0360 77      1424      MSETB: LD  (HL),A
0361 78      1425      RET
          ;
          ;
          ;DECIMAL ADD
          ;
          ;GIVEN:   DE>ARG1  HL>ARG2 (10'S COMPLEMENT)
          ;          B=SIZE/2+1
          ;RETURNED: ARG1=ANSWER (10'S COMPLIMENT)
          ;
036F 7F      1434      SDADD: XOR  A

```

```

036F 10      1435 SDADD1: LD   A, (DE)
0370 0F      1436      ADC  A, (HL)
0371 27      1437      DAA
0372 12      1438      LD   (DE), A
0373 13      1439      INC  DE
0374 03      1440      INC  HL
0375 10F8    1441      DJNZ SDADD1-$
0376 FF89    1442      CF   99H          ; ** FIX **
0377 17      1443      RLA          ; ** FIX **
0378 2F      1444      CPL          ; ** FIX **
0379 1D7708  1445      LD   (IY+CBFLAG), A ; SEND BACK STATUS FROM DADD
037E 09      1446      RET

```

```

1448 ; NAME:          RANGED RANDOM NUMBER
1449 ; INPUT:          A = RANGE
1450 ; OUTPUT:         A = RANDOM NUMBER (0 TO RANGE-1)
037F 15      1451 MRANGE: PUSH AF
0380 00FF4F   1452      LD   HL, (RANSHT)
0383 00AC03   1453      CALL SHIFTR
0384 001700   1454      LD   BC, 23
0389 00      1455      ADD  HL, BC
038A 0A      1456      ADC  A, D
038B 100F4F   1457      LD   (RANSHT), HL
038F 20F14F   1458      LD   HL, (RANSHT+2)
0391 0F      1459      LD   E, A
0392 01AC03   1460      CALL SHIFTR
0395 19      1461      ADD  HL, DE
039A 20F14F   1462      LD   (RANSHT+2), HL
0399 0A      1463      LD   E, D
039A 0B      1464      EX  DE, HL
039B 01      1465      POP  AF
039C 07      1466      AND  A
039D 1F      1467      LD   C, A
039E 7A      1468      LD   A, D
039F 0000     1469      JR   Z, R3-$
03A1 0F      1470      XOR  A
03A2 19      1471 R1:   ADD  HL, DE
03A3 0001     1472      JR   NC, R2-$
03A5 00      1473      INC  A
03A6 0B      1474 R2:   DEC  C
03A7 20F9     1475      JR   NZ, R1-$
03A9 03D10A   1476 R3:   JP   QFROG
03AC 44      1477 SHIFTR: LD  B, H
03AD 4D      1478      LD  C, L
03AE AF      1479      XOR  A
03AF 1007     1480      LD  D, 7
03B1 29      1481 SH1:  ADD  HL, HL
03B2 17      1482      RLA
03B3 15      1483      DEC  D
03B4 20FB     1484      JR   NZ, SH1-$
03B6 09      1485      ADD  HL, BC
03B7 8A      1486      ADC  A, D
03B8 09      1487      RET

```

```

1489 ; NAME:          SAVE AREA
1490 ; INPUT:         HL = SCREEN ADDRESS
1491 ;               DE = SAVE AREA ADDRESS
1492 ;               BC = Y, X SIZE OF AREA TO SAVE
1493 ; NOTES:        THE SIZES OF THE OBJECT ARE SAVED IN THE
1494 ;               THE FIRST TWO BYTES OF THE SAVE AREA.
03B9 51      1495 MSAVE: EX  DE, HL
03BA 71      1496      LD  (HL), C          ; SET X SIZE
03BB 28      1497      INC HL
03BC 70      1498      LD  (HL), B          ; SET Y SIZE
03BD 23      1499      INC HL
03BE 0F      1500      XOR  A
03BF 0F      1501      EX  DE, HL
03C0 00F4    1502      SET  6, H          ; SET NONMAGIC ADDRESS
03C2 05      1503 MSAVE1: PUSH BC
03C3 05      1504      PUSH HL
03C4 17      1505      LD  B, A
03C5 0DB0    1506      LDIR
03C7 01      1507      POP  HL

```

```

0308 0E28      1508      LD   C, BYTEPL
030A 00        1509      ADD  HL, BC
030B 00        1510      POP  BC
030C 10F4      1511      DJNZ MSAVE1-$
030E 00        1512      RET

1514      ; NAME: PREGAME OUTPUT PORT SETUP
1515      ; PURPOSE: TO SET CONCOM, VERBL ETC
1516      ; INFUTS: B=HORCB, D=VERBL, A=INMOD
030F 0109      1517  NSETUP: LD   C, HORCB      ; GET BASE PORT NUMBER
03D1 0041      1518          OUT  (C), B      ; HORBD
03D3 00        1519          INC  C            ;
03D4 0041      1520          OUT  (C), D      ; VERBL
03D6 000F      1521          OUT  (INMOD), A
03D8 00        1522          RET

1524      ; NAME: TEST FOR TRANSITIONS
1525      ; FUNCTION: TO LOOK FOR CHANGES IN THE PORTS &C.
1526      ; RETURNS: A= 0 NO CHANGE
1527      ; 1-C COUNTER TIMER#N HIT 0
1528      ; 2-C = POTO-3 CHANGED
1529      ; D = A SECONDS UP
1530      ; E= KEYBOARD CHANGED (B=0-24)
1531      ; F-16 : TRIGOLUJOYO - T3!J3
1532      ; RETURNS NEW VALUE IN B
03F7 00        1533  C/PLP LD   E, (HL)
03FA 010108    1534          LD   BC, 801H
03FD 79        1535  CCTLP LD   A, C      ; GET MASK
03FE 00        1536          RRCA
03FF 4F        1537          LD   C, A
03E0 A3        1538          AND  E            ; CHECK IF CT BIT =1
03E1 0003      1539          JR   NZ, CCT1-$
03E3 0000      1540          DJNZ CCTLP-$
03E5 00        1541          RET
03E7 00        1542  CCT1:  XOR  E            ; MASK OUT BIT IN QUESTION
03E8 00        1543          LD   (HL), A      ; PUT BACK THE CTFLAGS OR SEMI4
03E9 00        1544          LD   A, B
03EA 00        1545          ADD  A, D
03EB 00        1546          POP  HL        ; OLD RET ADDR
03ED 00        1547          RET
03EF 0000      1548  TRCHK: JR   Z, TSEX-$   ; SKIP COUNTER-TIMERS AND POTS?
03F0 0000AF    1549          LD   HL, CUNT     ; GET COUNTER TIMERS STATUS
03F1 0000      1550          LD   D, 0
03F2 000098    1551          CALL  C/PLP     ; COUNTER TIMERS
03F3 0000      1552          LD   D, 8
03F4 0000      1553          INC  HL
03F5 000098    1554          CALL  C/PLP     ; SEMI4S
03F6 000000A4  1555          LD   BC, 400H+POTO
03F7 0000      1556  TFLOP: INC  HL      ; -> MPOTO
0400 0000      1557          IN   A, (C)
0401 00        1558          LD   E, (HL)     ; GET OPOT
0402 00        1559          SUB  E
0403 0000      1560          JR   C, PHOT-$   ; NEW ONE LESS THAN OLD
0404 0000      1561          SUB  PFUG        ; FUDGE BOUNCE FACTOR
0405 0000      1562          JR   C, EPLOP-$  ; NEW MORE THAN OLD+4
0406 00        1563          INC  A
0407 0000      1564  PHOT:  ADD  A, E
0408 0000      1565          LD   (HL), A
0409 0000      1566          LD   B, A
040A 0000      1567          LD   A, C
040B 00        1568          RET
040C 0000      1569  EPLOP: INC  C
0410 0000      1570          DJNZ TFLOP-$
0411 0000      1571      ; NOW TEST SECONDS
0412 0000AF    1572  TSEX:  LD   HL, KEYSEX ; HL = KEYSEX
0413 0000      1573          LD   A, (HL)
0414 0000      1574          BIT  7, A
0415 0000      1575          JR   Z, TKEYS-$
0416 0000      1576          RES  7, A
0417 0000      1577          LD   (HL), A
0418 0000      1578          LD   A, SSEC     ; SECS
0419 0000      1579          RET
1580      ; NOW TEST KEYBOARD
0421 0000      1581  TKEYS: PUSH HL
0422 0100400    1582          CALL  DELLOAD

```

```

0425 EB 1583 EX DE, HL
0426 011704 1584 LD BC, 400H+KEY3
0429 1100FF 1585 LD DE, 0FF00H ; SET BIT COUNTER+COLUMN
042C ED78 1586 MSK1: IN A, (C)
042E 0C 1587 AND (HL) ; CHECK AGAINST MASK
042F 200A 1588 JR NZ, MSENK2-$
0431 0D 1589 DEC C ; NEXT PORT
0432 1C 1590 INC E ; AND COLUMN
0433 23 1591 INC HL ; AND MASK
0434 10F6 1592 DJNZ MSK1-$
0436 78 1593 LD A, B ; NOTHING DOWN
0437 1012 1594 LD E, SKYU
0439 100B 1595 JR MSENKE-$
043B 11 1596 MSENK2 INC D ; BIT COUNTER
043C 04 1597 RRCA
043D 0404 1598 JR NC, MSENK2-$
043F 05 1599 LD A, D
0440 06 1600 RLCA ; KEY=BIT*4
0441 07 1601 RLCA
0442 08 1602 ADD A, E ; + COLUMN
0443 09 1603 INC A ; PLUS 1
0444 1013 1604 LD E, SKYD
0446 11 1605 MSENKE POP HL
0447 0A 1606 XOR (HL) ; KEY=OKEY?
0448 107F 1607 AND 7FH
044A 1002 1608 JR Z, HANDLE-$
044C 0B 1609 XOR (HL)
044D 0C 1610 LD (HL), A
044F 103F 1611 AND 07FH
0450 1D 1612 LD B, A
0451 1E 1613 LD A, E ; KEYBOARD RETURN CODE
0452 00 1614 RET
1615 ; NOW TEST HANDLES
0453 011004 1616 HANDLE: LD BC, 400H+SWO
0456 02 1617 SWLOP INC HL ; -> OSWO
0457 0303 1618 IN A, (C)
0459 0402 1619 XOR (HL) ; COMPARE THE 2
045A 0505 1620 JR NZ, SWHIT-$
045B 06 1621 INC C
045D 1017 1622 DJNZ SWLOP-$ ; NO CHANGE
045F 07 1623 LD A, B ; RETURN 0
0460 08 1624 RET
0461 0902 1625 SWHIT: BIT 4, A ; TEST TRIGGER
0463 0A01 1626 JR Z, JOYS-$ ; NO TRIG MUST BE JOYSTICK
0465 0B04 1627 AND 10H ; FILTER OUT TRIGGER
0467 0C03 1628 XOR (HL) ; UPDATE VALUE
0469 0D02 1629 LD (HL), A
046B 0E10 1630 AND 10H
046D 0F01 1631 LD B, A
046E 1002 1632 LD A, C ; GET PORT NUMBER
046F 1104 1633 RLCA ; *2
0470 1204 1634 SUB 0CH
0471 1302 1635 RET
0472 1401 1636 JOYS: XOR (HL)
0473 1504 1637 LD (HL), A ; NO CHANGE IN TRIG SO STORE ST
0474 1604 1638 AND 0FH ; TAKE OFF TRIGGER
0475 1702 1639 LD B, A
0476 1801 1640 LD A, C
0477 1902 1641 RLCA ; *2
0478 1A0B 1642 SUB 0BH
047A 1B02 1643 RET

1645 ; TIMEX
1646 ; INPUTS HL-> TIME BASE IN RAM
1647 ; B=TIME BASE MODULUS
1648 ; C=MASK AS IN DECCTS
1649 ; PURPOSE: TO DECR TIMEBASE AND IF 0 RESET IF AND DECR
1650 ; COUNTER TIMERS
1651 TIMEX: DEC (HL) ; DEC TIMEBASE
1652 RET NZ
1653 LD (HL), B ; RESET TIMEBASE

```

```

1625 ; NAME: DECREMENT COUNTER TIMERS

```

```

1656 ; INPUTS: C=MASK
1657 ; USED BY ACTINT AND DECCTS TO DECREMENTS CTS UNDER MASK
1658 ; MASK= *7&543210* , IF BIT=1 THEN DEC CORRESPONDING
1659 ; CT# , IF BIT=0 LEAVE CT# ALONE
1660 ; NOTE: ALL COUNTERS ARE RUN IN BCD FOR EASY DISPLAY
047E 0008 1661 TIMEY: LD B,8 ; NO OF BITS
0480 01004F 1662 LD HL,CTO ; -> TO COUNTER TIMERS
0482 0200 1663 LD D,0 ; RESULTS
0485 0309 1664 TIMLP: SRL C ; CHANGE THIS TIMER?
0487 000A 1665 JR NC,ETLP-$
0489 01 1666 LD A,(HL) ; GET THE TIMER
048A 02 1667 OR A ; IS IT ZERO ALREADY
048B 030A 1668 JR Z,ETLP-$
048D 04 1669 DEC A
048F 05 1670 DAA
0491 0601 1671 JR NZ,+3
0493 07 1672 SCF
0495 08 1673 LD (HL),A ; STORE NEW VALUE
0497 09 1674 RILP: INC HL
0499 0A0A 1675 RR D ; ROTATES IN CARRY FLAG
049B 0B0D 1676 DJNZ TIMLP-$
049D 0C004F 1677 LD A,(CUNT) ; COUNTER UPDATES&NUMBER TRACKER
049F 0D 1678 OR D
04A1 0E004F 1679 LD (CUNT),A
04A3 0F 1680 RET

```

```

1682 ; NAME: TIMER ROUTINE
1683 ; PURPOSE: TO UPDATE GAME TIME, TIMEOUT AND MUSIC
1684 ; INPUTS OUTPUTS: NONE
1685 ; NOTE: PUSH YOUR REGISTERS (AF,BC,DE,HL)
04A9 01004F 1686 TIP: LD HL,PRIOR ; ASSUMES YOU PUSH DA REGS
04AB 020A 1687 BIT 1,(HL) ; PRIORITY=TICKS
04AD 03 1688 RET NZ ; CHECK IF TICKS OVERRUN
04AF 040C 1689 SET 1,(HL) ; RETURN
04B1 05 1690 EX DE,HL
04B3 06 1691 ; *SIXTYITH OF A SECOND INTERRUPT*
04B5 070A 1692 LD HL,DURAT ; NOTE TIMER
04B7 08 1693 LD A,(HL) ; =0 SKIP
04B9 09 1694 OR A
04BB 0A0C 1695 JR Z,SIXY-$
04BD 0B 1696 DEC (HL)
04BF 0C00B 1697 JR NZ,STAKO-$
04C1 0D 1698 PUSH HL
04C3 0E 1699 PUSH IX
04C5 0F004F 1700 CALL MUZCPU ; =0 DO NEXT NOTE
04C7 10 1701 POP IX
04C9 11 1702 POP HL
04CB 120C 1703 JR SIXY-$
04CD 13 1704 STAKO: EX DE,HL
04CF 14 1705 BIT 7,(HL)
04D1 15 1706 EX DE,HL
04D3 160C 1707 JR NZ,SIXY-$
04D5 17 1708 DEC A
04D7 18 1709 DEC A ; =1 QUIET NOTE
04D9 190C 1710 JR NZ,SIXY-$
04DB 1A 1711 ; A=0
04DD 1B0A 1712 OUT (VOLAB),A
04DF 1C0A 1713 OUT (VOLC),A
04E1 1D 1714 SIXY: INC HL
04E3 1E 1715 DEC (HL) ; IF(--TMR60<0)
04E5 1F0205 1716 JP P,GOUT ; ELZ ONWARD
04E7 200A 1717 LD (HL),59 ; THEN TMR60=59
04E9 21 1718 INC HL ; -> TIMEOUT
04EB 22 1719 EX DE,HL
04ED 23004F 1720 LD HL,KEYSEX ; SET SECONDS UP
04EF 24 1721 SET 7,(HL)
04F1 25 1722 EX DE,HL
04F3 26 1723 LD A,(HL) ; CHECK IF ZERO
04F5 27 1724 OR A
04F7 280C 1725 JR Z,GTIMER-$
04F9 29 1726 DEC (HL) ; DEC TIMEOUT
04FB 2A 1727 ; *GAME TIMER ONCE A SECOND ROUTINE*
04FD 2B 1728 ; IF (SEC != 0 & MIN !=0)
04FF 2C 1729

```

```

249
1730 ; IF (SEC == 0)
1731 ; SEC=59;--MIN
1732 ; ELSE --SEC
1733 ; ELSE GAMETIMEUP=1
04E0 1734 GTIMER: INC HL ;->GTSECS
04E1 1735 LD A,(HL) ; IF (SEC!=0)
04E2 1736 INC HL ;->GTMINS
04E3 1737 OR (HL) ; & MIN!=0)
04E4 1738 JR Z,GT02-$
04E5 1739 DEC HL ;->GTSECS AGAIN
04E6 1740 LD A,(HL) ; IF (SEC ==0)
04E7 1741 OR A
04E8 1742 JR NZ,GT01-$
04E9 1743 LD (HL),59H ; THEN SEC=59BCD
04EA 1744 INC HL ;->GTMINS AGAIN
04EB 1745 LD A,(HL) ; --MIN
04EC 1746 DEC A
04ED 1747 DAA
04EE 1748 LD (HL),A
04EF 180E JR GOUT-$
04F0 1750 GT01: DEC A ; ELSE --SEC
04F1 1751 DAA
04F2 1752 LD (HL),A
04F3 1809 JR GOUT-$
04F4 1754 GT02: LD HL,GAMSTB ; ELSE GAMETIMEUP=1
04F5 1755 BIT GSBTIB,(HL)
04F6 1756 JR Z,GOUT-$
0500 0BFE SET GSBEND,(HL)
0502 01F94F GOUT LD HL,PRIOR
0505 0BFE RES 1,(HL)
0507 1760 RET ; RETURN TO BACKGND OR LO LEVEL
1761 ; NAME: START MUZCFU
1762 ; PURPOSE: TO START MUSIC PLAYING (ALSO NOISES)
1763 ; INPUTS: HL -> SCORE
1764 ; A=VOICES
1765 ; NOTE: YOU SHOULD LOAD MUZSP IF YOU DO CALLS
0508 32D44F 1767 MUZSET LD (VOICES),A
050B 0022D04F 1768 LD (MUZSP),IX
050F 00FC05 1769 CALL MUZSTP
0512 1803 1770 JR MUZCP1-$
1771 ; NAME: MUZCFU
1772 ; PURPOSE: PLAYING MUSIC AND NOISES
1773 ; NOTE: DURAT=0 WHEN CALLED
1774 ; OUTPUT: NONE
1775 ; *MUSIC PROCESSOR*
1776 ; FETCH OPCODE
1777 ; IF (OPCODE < 80H)
1778 ; SET NOTE DURATION ETC
1779 ; ELSE
1780 ; SWITCH (OPCODE & OF0H)
1781 ; CASE 80H:
1782 ; IF (MASK=8) STUFF SNDBX;PC=PC+9
1783 ; ELSE OUTPUT(MASK)=DATA
1784 ; CASE 90H:
1785 ; VOICES=DATA
1786 ; CASE A0H:
1787 ; (--SP)=DATA IN NIBBLE OF OP +1
1788 ; CASE B0H:
1789 ; SET VOLUMES = DATA, DATA
1790 ; CASE C0H:
1791 ; SWITCH (MASK)
1792 ; CASE 9: MPCL=(MSP++); MPCH=(MSP++); BREAK
1793 ; CASE D: (--MSP)=MPCH; (--MSP)=MPCL
1794 ; CASE 0: IF (--(SP))==0 THEN SP++
1795 ; CASE 3: MPC=DATA16
1796 ; CASE D0H: CALL RELATIVE
1797 ; CASE E0: DURAT=DATA
1798 ; CASE F0: VOICES=0, PORTS=0
0514 2ACE4F 1799 MUZCFU LD HL,(MUZPC) ; LOOK LIKE NORMAL LOOP RETURN
0517 002AD04F 1800 MUZCP1 LD IX,(MUZSP) ; FETCH STACK POINTER
051B 7E 1801 OPLOOP LD A,(HL) ; OPCODE FETCH
051C 23 1802 INC HL ;->OPERAND, DATA
051D F7 1803 OR A ; TEST FOR 80H OR MORE
051E F6B05 1804 JP M,MOO
1805 ; NORMAL NOTE OPERATOR

```

```

0521 0004F 1806 LD (DURAT), A
0524 0004F 1807 LD A, (VOICES)
0527 01008 1808 LD BC, 800H+SNDBX
052A 000F 1809 SRL A ; SET NOISE
052C 0002 1810 JR NC, +4
052E 0003 1811 OUTI
0530 0005 1812 LD B, 5 ; -> VIBRATO
0532 000F 1813 SRL A
0534 0002 1814 JR NC, +4
0536 0003 1815 OUTI ; SET VIBRATO
0538 0004 1816 LD B, 4 ; -> NOTEC
053A 000F 1817 M81: SRL A ; CHECK C, B, A
053C 0002 1818 JR NC, M82-$
053E 0003 1819 OUTI
0540 0004 1820 M815: SRL A ; CHECK IF INC PC WAS ON
0542 0002 1821 JR C, M83-$
0544 00 1822 DEC HL ; RESTORE PC
0545 1804 1823 JR M83-$
0547 00 1824 M82: DEC B
0548 00 1825 INC HL
0549 1805 1826 JR M815-$
054B 00 1827 M83: OR A
054C 0000 1828 JR NZ, M81-$
1829 ; PLAY NOTE
054E 0004F 1830 LD A, (PVOLAB)
0551 0016 1831 OUT (VOLAB), A
0553 0004F 1832 LD A, (PVOLMC)
0556 0015 1833 OUT (VOLC), A
0558 000405 1834 JP MUZ999
055B 0000 1835 M00: CP 90H
055D 0000 1836 JR NC, M01-$
1837 ; STUFF PORT OR SOUND BLOCK
055F 0004 1838 BIT 3, A ; IF (STUFF SNDBLK)
0561 0000 1839 JR Z, M001-$
0563 0000 1840 LD A, B ; SAVE B (VSN)
0564 000808 1841 LD BC, 8*256+SNDBX ; B=8, C=SNDBX
0567 0000 1842 OTIR ; HL->NEXT OPCODE WHEN DONE
0569 0000 1843 JR OLOOP-$
056B 0007 1844 M001: AND 7 ; ISOLATE PORT NUMBER
056D 0000 1845 OR 10H ; PORTS 10H-17H
056F 0000 1846 LD C, A ; SET PORT REGISTER
0570 0003 1847 OUTI
0572 0007 1848 JR OLOOP-$
0574 0007 1849 M01: JR NZ, M02-$ ; GET NEW VOICES
0576 00 1850 LD A, (HL)
0577 00 1851 INC HL
0578 00044F 1852 LD (VOICES), A
057B 000E 1853 JR OLOOP-$
057D 0000 1854 M02: CP 0B0H
057F 0006 1855 JR NC, M03-$
0581 000F 1856 AND 0FH
0583 00 1857 LD E, A
0584 00 1858 INC E
0585 000E 1859 JR M045-$
0587 0000 1860 M03: CP 0C0H ; SET VOL ETC
0589 0002 1861 JR NC, M04-$
1862 ; LOAD FVOLS
058B 0004F 1863 LD DE, FVOLAB
058F 0000 1864 LDI ; DONT CARE ABOUT BC
0590 0000 1865 LDI
0592 0007 1866 OPLP2: JR OLOOP-$
0594 000B 1867 M04: JR NZ, M040-$
0596 000000 1868 DEC (IX+0) ; DEC STACK TOP
0599 000A 1869 JR NZ, M041-$
059B 0003 1870 INC IX
059D 00 1871 INC HL
059F 00 1872 INC HL
05A1 0001 1873 M040: JR OPLP2-$ ; PC SP STUFF
05A3 0007 1874 CP 0D0H
05A5 0007 1875 JR NC, M05-$
05A7 0000 1876 M041: AND 0FH ; ISOLATE MASK
05A9 0007 1877 CP 9 ; RETURN
05AB 000000 1878 JR NZ, M043-$
05AE 0003 1879 LD L, (IX+0)
1880 INC IX

```



```

0580 DD7600 1881 * LD H, (IX+0)
0583 DD73 1882 INC IX
0585 DD06 1883 JR OPLP2-$
0587 5F 1884 MO43: LD E, (HL) ; PCL=
0588 23 1885 INC HL
0589 57 1886 LD D, (HL) ; PCH=
058A 23 1887 INC HL
058B EB 1888 EX DE, HL ; SET THE PC
058C FF04 1889 CP 4 ; IS IT A JMP?
058E 3F02 1890 JR C, OPLP2-$ ; IT IS
0590 DD0B 1891 MO44: DEC IX ; ITS A CALL
0592 FF00 1892 LD (IX+0), D ; (--SP)=PCH
0595 DD0B 1893 MO45: DEC IX
0597 DD00 1894 LD (IX+0), E ; (--SP)=PCL
059A DD00 1895 JR OPLP2-$
059C DD00 1896 MO5: CP OEOH
059E DD00 1897 JR NC, MO6-$
05A0 FF0F 1898 AND OFH
05A2 DD00 1899 LD B, 0
05A3 41 1900 LD C, A
05A5 DD00 1901 LD D, H
05A7 DD00 1902 LD E, L
05A9 DD00 1903 ADD HL, BC
05AB DD00 1904 JR MO44-$ ; CALL
05AD DD00 1905 MO6: JR NZ, MO61-$
05AF DD00 1906 LD A, (PRIOR) ; LEGSTA
05B1 DD00 1907 XOR 80H
05B3 DD00 1908 LD (PRIOR), A
05B5 DD00 1909 JR OPLP2-$
05B7 DD00 1910 MO61: CP OF0H ; REST VOICE (OR SUSTAIN)
05B9 DD00 1911 JR Z, MUZSTP-$
05BB DD00 1912 LD A, (HL)
05BD DD00 1913 LD (DURAT), A ; SET DURATION OF QUIET
05BF DD00 1914 INC HL
05C1 DD00 1915 XOR A
05C3 DD00 1916 OUT (VOLAB), A
05C5 DD00 1917 OUT (VOLC), A
05C7 DD00 1918 ; END OF MUZIC PROCESSOR
05C9 DD00 1919 MUZ99: LD (MUZPC), HL ; SAVE THE PC
05CB DD00 1920 LD (MUZSP), IX ; SAVE THE STACK POINTER
05CD DD00 1921 RET
05CF DD00 1922 ; NAME: MUZSTP
05D1 DD00 1923 ; PURPOSE: STOR MUZCPU, SET PORTS TO 0
05D3 DD00 1924 MUZSTP: XOR A
05D5 DD00 1925 LD (DURAT), A
05D7 DD00 1926 LD (PRIOR), A
05D9 DD00 1927 LD BC, 800H+SNDBX
05DB DD00 1928 OUT (C), A
05DD DD00 1929 DJNZ -2
05DF DD00 1930 RET
05E1 DD00 1931 ; NAME: DO IT
05E3 DD00 1932 ; PURPOSE: TRANSFER CONTROL TO USER STATE TRANSITION
05E5 DD00 1933 ; INPUT: A = RETURN CODE FROM SENTRY ROUTINE
05E7 DD00 1934 ; HL = DO IT TABLE ADDRESS
05E9 DD00 1935 ; OUTPUT:
05EB DD00 1936 ; DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY ROUT
05ED DD00 1937 ; IT IS USED FOR DISPATCHING TO A STATE TRANSITION
05EF DD00 1938 ; ROUTINE. THE RETURN CODE FROM SENTRY IS USED TO
05F1 DD00 1939 ; SEARCH THE DOIT TABLE. IF A MATCH IS FOUND, CONT
05F3 DD00 1940 ; TRANSFERED. IF NO MATCH IS FOUND, THE ROUTINE RE
05F5 DD00 1941 ; THE DOIT TABLE IS MADE UP OF THREE BYTE ENTRIES:
05F7 DD00 1942 ; BYTE 0 BIT 7: IF SET - DO A MCALL TO THIS HANDLER
05F9 DD00 1943 ; BYTE 0 BIT 6: IF SET - DO A RCALL TO THIS HANDLER
05FB DD00 1944 ; BYTE 0 BITS 5-0: RETURN CODE THIS ROUTINE IS TO PR
05FD DD00 1945 ; THE LIST IS TERMINATED BY A BYTE WHICH IS .GE. OC
05FF DD00 1946 ;
0601 DD00 1947 ;
0603 DD00 1948 MDOITB: LD A, B
0605 DD00 1949 MDOIT: PUSH DE
0607 DD00 1950 LD D, A
0609 DD00 1951 MDOITO: LD A, (HL) ; GET RETURN CODE FOR THIS ENTR
060B DD00 1952 LD C, A ; C = CURRENT ENTRY
060D DD00 1953 CP OCOH ; LIST TERMINATOR?
060F DD00 1954 JR C, MDOIT1-$ ; NO - JUMP
0611 DD00 1955 POP DE ; YES - RETURN
0613 DD00 1956 RET

```

```

0617 00 1957 MDOIT1: INC HL
0618 00 1958 AND 3FH
0619 00 1959 CP D ; NORMAL MATCH?
061A 00 1960 JR Z,MDOIT2-$ ; JUMP IF SO
061B 00 1961 MDO1A: INC HL ; NO MATCH - SKIP OVER
061C 00 1962 INC HL ; GO TO ADDRESS
061D 00 1963 JR MDOIT0-$
061E 00 1964 MDOIT2: POP DE
061F 00 1965 MDOIT3: LD E,(HL) ; DE = GOTO ADDR
0620 00 1966 INC HL
0621 00 1967 LD D,(HL)
0622 00 1968 EX DE,HL
0623 00 1969 BIT 7,C ; MCALL?
0624 00 1970 JP NZ,MMCALL ; JUMP IF SO
0625 00 1971 BIT 6,C ; RCALL?
0626 00 1972 JR NZ,MRCALL-$
0627 00 1973 POP DE ; MUST BE JUMP
0628 00 1974 POP AF
0629 00 1975 PUSH HL
062A 00 1976 EX DE,HL
062B 00 1977 ; RCALL ROUTINE
MRCALL: JP (HL)
1979 ; *****
1980 ; * VECTORING ROUTINES *
1981 ; *****
1982 ; NAME: VECTOR X AND Y COORDINATES
1983 ; PURPOSE: UPDATE X,Y COORDINATES AND LIMIT CHECK
1984 ; INPUT: IX = VECTOR PACKET
1985 ; HL = LIMITS TABLE
1986 ; OUTPUT: C = TIME BASE USED
1987 ; NONZERO STATUS SET IF OBJECT MOVED
1988 ; NOTES:
1989 ; THIS ROUTINE WORKS WITH A 'VECTOR PACKET', WHICH LOO
1990 ; *****
1991 ; *BYTE* CONTENTS * NAME *
1992 ; *****
1993 ; * 00 * MAGIC REGISTER * VBMR *
1994 ; *****
1995 ; * 01 * VECTOR STATUS * VBSTAT *
1996 ; *****
1997 ; * 02 * TIME BASE * VBTIMB *
1998 ; *****
1999 ; * 03 * DELTA X * VBDXL *
2000 ; * 04 * * VBDXH *
2001 ; *****
2002 ; * 05 * X COORDINATE * VBXL *
2003 ; * 06 * * VBXH *
2004 ; *****
2005 ; * 07 * X CHECKS MASK * VBXCHK *
2006 ; *****
2007 ; * 08 * DELTA Y * VBDYL *
2008 ; * 09 * * VBDYH *
2009 ; *****
2010 ; * 0A * Y COORDINATE * VBYL *
2011 ; * 0B * * VBYH *
2012 ; *****
2013 ; * 0C * Y CHECKS MASK * VBYCHK *
2014 ; *****
2015 ;
2016 ; OPTIONS BYTE:
2017 ; BIT MEANING
2018 ; -----
2019 ; 7 VECTOR IS ACTIVE
2020 ;
2021 ; CHECKS BYTE:
2022 ; BIT MEANING
2023 ; -----
2024 ; 0 DO LIMIT CHECKS
2025 ; 1 REVERSE COORDINATES ON LIMIT ATTAINMENT
2026 ; 3 TARGET ATTAINED (OUTPUT)
2027 ; IF THE VECTOR IS ACTIVE, AND THE TIME BASE IS NONZER
2028 ; THEN THE UPDATE COORDINATE ROUTINE IS CALLED FOR THE X
2029 ; AND Y PORTIONS OF THE PACKET.
062C 00 1980 MVECT: SET PSWZRO,(IY+CBFLAG) ; SET ZERO FLAG
062D 00 1981 BIT VBSACT,(IX+VBSTAT) ; IS VECTOR ACTIVE?

```

```

0641 100000 2032 LD C,(IX+VBTIMB) ; TIME BASE TO C
0642 100000 2033 LD (IX+VBTIMB),0 ; ZERO TIME BASE
0643 100006 2034 LD (IY+CBC),C ; PASS BACK TIME BASE
0644 100007 2035 RET Z
0645 100007 2036 LD A,C
0646 100007 2037 AND A ; IS TIME BASE ZERO?
0647 100007 2038 RET Z ; QUIT IF SO
0648 100009 2039 LD DE,VBDXL ; ADVANCE TO FIRST
0649 100010 2040 ADD IX,DE
0650 100006 2041 CALL MVECTC ; UPDATE FIRST COORDINATE
0651 100006 2042 LD DE,VBDYL-VBDXL ; TO Y
0652 100007 2043 ADD IX,DE
2044 ; AND FALL INTO
2045 ; NAME: VECTOR COORDINATE
2046 ; PURPOSE: UPDATE OF SINGLE COORDINATE
2047 ; INPUT: IX = POINTER TO L. O. DELTA BYTE OF VECTOR
2048 ; C = TIME BASE
2049 ; HL = LIMITS PACKET (IF USED)
2050 ; OUTPUT: NONZERO STATUS SET IF MOTION OCCURED
2051 ; (SHOULD BE SET ON CALL, SINCE IT IS NOT S
2052 ; NOTES:
2053 ; THIS ROUTINE OPERATES ON A SUBSET OF THE VECTOR PACK
2054 ; (BETWEEN L. O. DELTA BYTE AND CHECKS BYTE).
2055 ; THE DELTA IS ADDED TO THE COORDINATE TIME-BASE TIMES
2056 ; IF OPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAI
2057 ; THE COORDINATE IS SET TO THE LIMIT.
2058 ; WHEN THIS HAPPENS, THE LIMIT ATTAINED BIT IS SET
0656 E5 2059 MVECTC: PUSH HL
0657 DD5601 2060 LD D,(IX+VBDCH) ; LOAD DELTA
065A DD5E00 2061 LD E,(IX+VBDCL)
065D DD6303 2062 LD H,(IX+VBCH) ; LOAD COORDINATE
0660 DD6AE02 2063 LD L,(IX+VBCL)
0663 7C 2064 LD A,H ; SAVE OLD COORDINATE FOR MOTIO
0664 41 2065 LD B,C
0667 19 2066 MVECT1: ADD HL,DE ; ADD DELTA TO COORD
0668 10FD 2067 DJNZ MVECT1-$ ; TIME-BASE TIMES
2068 ; HAS MOTION OCCURED?
066B 14 2069 CP H
066D 0004 2070 JR Z,MVCT1A-$ ; JUMP TO SKIP TESTS IF SO
066E DD0B08B6 2071 RES PSWZRO,(IY+CBFLAG) ; SET MOVED STATUS
2072 ; IS LIMIT CHECK WANTED?
066F DD0C0446 2073 MVCT1A: BIT VBCLMT,(IX+VBCCHK)
0670 0031 2074 JR Z,MVECT6-$ ; MVECT6 IF NOT
2075 ; PERFORM LIMIT CHECK
0675 7C 2076 LD A,H
0676 E5 2077 EX (SP),HL
0677 41 2078 LD B,(HL) ; LIMIT TO B
0678 13 2079 INC HL
2080 ; HANDLE SLIGHTLY LESS THAN ZERO CASE
0679 EFFF 2081 CP 207 ; MIDPOINT BETWEEN 160 AND 0
067B 0007 2082 JR NC,MVECT2-$ ; JUMP TO FAIL IF >207
067D 1B 2083 CP B ; DO COMPARE
067E 0004 2084 JR C,MVECT2-$ ; JUMP ON FAIL
0680 47 2085 LD B,(HL) ; UPPER LIMIT CHECK
0681 1B 2086 CP B
0682 0020 2087 JR C,MVECT3-$ ; JUMP ON PASS
0684 13 2088 MVECT2: INC HL
2089 ; A LIMIT WAS EXCEEDED - SET COORDINATE AT LIMIT
0685 DD0000 2090 LD (IX+VBCH),B
0688 DD000200 2091 LD (IX+VBCL),0
068D DD00040E 2092 SET VBCLAT,(IX+VBCCHK) ; SET LIMIT ATTAINED
2093 ; IS REVERSE DELTA OPTION SET?
0690 11 2094 POP AF ; CLEAN UP STACK
0691 DD00044E 2095 BIT VBCREV,(IX+VBCCHK)
0692 13 2096 RET Z ; QUIT IF NOT
2097 ; REVERSE THE BIMBO
0696 16 2098 LD A,D
0697 11 2099 CPL
0698 17 2100 LD D,A
0699 1E 2101 LD A,E
069A 11 2102 CPL
069B 14 2103 LD E,A
069C 11 2104 INC DE
069D DD0000 2105 LD (IX+VBDCL),E ; STORE BACK
06A0 DD0000 2106 LD (IX+VBDCH),D

```

```

06A3 C9      2107      RET
06A4 23      2108      NVECT3: INC HL ; STEP FAST LIMIT
06A5 F3      2109      EX (SP),HL ; HL = COORDINATE AGAIN
06A6 1017502 2110      MVECT6: LD (IX+VBCL),L ; STORE BACK COORDINATES
06A7 101403   2111      LD (IX+VBCH),H
06A8 F1      2112      POP HL ; RESTORE LIMITS POINTER
06A9 1006049E 2113      RES VBCLAT,(IX+VBCCHK) ; CLEAR ATTAINED BIT
06B1 C9      2114      RET
2115      ; *****
2116      ; * PAINT RECTANGLE ROUTINE *
2117      ; *****
2118      ;
2119      ; NAME: PAINT RECTANGLE
2120      ; INPUT: A = COLOR MASK TO WRITE
2121      ; B = Y SIZE
2122      ; C = X SIZE
2123      ; D = Y COORDINATE
2124      ; E = X COORDINATE
06B2 4F      2125      MPAINT: XOR A
06B3 104E0B   2126      CALL RELTA1
06B4 FB      2127      EX DE,HL
06B5 FB      2128      SET 6,H ; UNMAGIC THE G** D*** ADDR
06B7 CBF4    2129      OUT (MAGIC),A
06B9 D30C    2130      XOR A
2131      ; LD (URINAL),A ; PRIME THE SOB
06BF F1E09   2132      LD E,(IX+CBA)
06C1 17      2133      LD A,C
06C2 01      2134      RRCA
06C3 0F      2135      RRCA
06C4 1010F   2136      AND 3FH
06C5 07      2137      INC A
06C6 07      2138      LD D,A
06C7 07      2139      MPT1: DEC D
06C8 10107   2140      JR Z,MPT2-$
06C9 03FF     2141      LD A,OFFH
06CA 101206  2142      CALL STRIPE
06CB 10104   2143      JR MPT1-$
06CC 07      2144      MPT2: LD A,C
06CD 10103   2145      AND 03H
06CE 07      2146      INC A
06CF 07      2147      LD C,A
06D0 07      2148      XOR A
06D1 07      2149      MPT3: DEC C
06D2 10104   2150      JR Z,MPT4-$
06D3 07      2151      RRCA
06D4 07      2152      RRCA
06D5 10100   2153      ADD A,11000000B
06D6 07      2154      JR MPT3-$
06D7 10106   2155      MPT4: CALL STRIPE
06D8 07      2156      XOR A
2157      ; AND FALL INTO ...
2158      ; STRIPE PAINTER
2159      ; HL = ADDRESS OF STRIPE A = DATA E =MASK B = ITERATIONS
2160      ; OUT HL=HL+1 A = CLOBBERED
06E1 17      2161      STRIPE: PUSH HL
06E2 17      2162      PUSH BC
06E3 1010F   2163      LD (URINAL),A
06E4 1010F4F 2164      LD A,(URINAL+4000H)
06E5 07      2165      LD C,A
06E6 07      2166      STRP1: LD A,E
06E7 07      2167      XOR (HL)
06E8 07      2168      AND C
06E9 07      2169      XOR (HL)
06EA 07      2170      LD (HL),A
06EB 07      2171      LD A,L
06EC 10104   2172      ADD A,BYTEPL
06ED 07      2173      LD L,A
06EE 07      2174      LD H,A
06EF 10100   2175      ADC A,0
06F0 07      2176      LD H,A
06F1 07      2177      DJNZ STRP1-$
06F2 07      2178      POP BC
06F3 07      2179      POP HL
06F4 07      2180      INC HL
06F5 07      2181      RET

```

```

2184 ; *****
2184 ; * WRITE ROUTINES *
2184 ; *****
2186 ; NOTES: THE GENERAL CALLING SEQUENCE FOR THE WRI
2187 ; INPUT: HL = PATTERN ADDRESS
2188 ; D = Y COORDINATE
2189 ; E = X COORDINATE
2190 ; B = Y SIZE
2191 ; C = X SIZE
2192 ; A = MAGIC REGISTER
2193 ; OUTPUT: DE = SCREEN ADDRESS USED
2194 ; THESE ROUTINES ARE NESTED, FOR EXAMPLE
2195 ; WRITP, WHICH FALLS INTO WRIT, WHICH FALL
2196 ; ENTRY: WRITE FROM VECTOR
2197 ; INPUT: HL = PATTERN ADDRESS
2198 ; IX = VECTOR ADDRESS
2199 ; OUTPUT: DE, A
2200 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
06FF 00E00 2201 MVWRIT: LD A, (IX+VBMR) ; LOAD MR
0701 00E08 2202 LD D, (IX+VBYH) ; LOAD Y
0704 00E0A 2203 LD E, (IX+VBXH) ; LOAD X
0707 00E0F6 2204 SET VBBLNK, (IX+VBSTAT) ; SET BLANK BIT
2205 ; ENTRY: WRITE RELATIVE
2206 ; PURPOSE: WRITING RELATIVE PATTERNS
2207 ; INPUT: HL, DE, A
2208 ; OUTPUT: DE
2209 ; NOTES: PATTERN IS PRECEDED BY RELATIVE DISPLAC
2210 ; (X FIRST, THEN Y) AND PATTERN SIZE
070B 00E15 2211 NWRITR: PUSH AF ; SAVE MR
070C 00E16 2212 LD A, (HL) ; GET REL X
070D 00E17 2213 INC HL
070E 00E18 2214 ADD A, E ; ADD TO SUPERIOR X
070F 00E19 2215 LD E, A
0710 00E1A 2216 LD A, (HL) ; SAME STORY FOR Y
0711 00E1B 2217 INC HL
0712 00E1C 2218 ADD A, D
0713 00E1D 2219 LD D, A
0714 00E1E 2220 POP AF
2221 ; ENTRY: WRITE WITH PATTERN SIZE SCARE-UP
2222 ; PURPOSE: WRITING VARIABLE SIZED PATTERNS
2223 ; INPUT: HL, DE, A
2224 ; OUTPUT: DE
2225 ; NOTES: FIRST TWO BYTES POINTED AT BY HL ARE TAK
2226 ; TO BE PATTERN SIZES (X SIZE FIRST)
0715 00E1F 2227 MWRITP: LD C, (HL) ; GET X SIZE
0716 00E20 2228 INC HL
0717 00E21 2229 LD B, (HL) ; AND Y
0718 00E22 2230 INC HL
2231 ; ENTRY: WRITE WITH COORDINATE CONVERSION
2232 ; INPUT: HL, DE, BC, A
2233 ; OUTPUT: DE
0719 00E23 2234 MWRIT: CALL MRELAB ; DO CONVERSION
2235 ; ENTRY: WRITE ABSOLUTE
2236 ; INPUT: HL, BC, A AS ABOVE
2237 ; DE = ABSOLUTE SCREEN ADDRESS
071C 00E27 2238 MWRITA: BIT MRFLOP, A ; FLOP WRITE WANTED?
071D 00E28 2239 JR NZ, MWRITFL-# ; MWRITFL IF SO
0720 00E29 2240 BIT MRXPND, A ; EXPAND WANTED?
0722 00E2B 2241 JR NZ, MWX-# ; JUMP IF SO
2242 ; DO NORMAL? WRITE
0724 AF 2243 XOR A
0725 C5 2244 MWRT: PUSH BC
0726 D5 2245 PUSH DE
0727 47 2246 LD B, A ; ZERO REGISTER B
0728 F0E0 2247 LDIR ; WRITE A LINE
072A 17 2248 LD (DE), A ; FLUSH THE SHIFTER
072B D1 2249 POP DE
072C FB 2250 EX DE, HL ; ADVANCE TO NEXT LINE
072D 0F28 2251 LD C, BYTEPL
072F 07 2252 ADD HL, BC
0730 FB 2253 EX DE, HL
0731 C1 2254 POP BC
0732 1011 2255 DJNZ MWRT-# ; LOOP IF MORE GOODIES
0733 07 2256 RET
2257 ; WRITE EXPANDED

```

```

0715 01 2258 MWX: EX DE, HL
0716 01 2259 MWX1: PUSH BC
0717 01 2260 PUSH HL
0718 01 2261 LD B, C
0719 01 2262 MWX2: LD A, (DE)
0720 01 2263 INC DE
0721 01 2264 LD (HL), A
0722 01 2265 INC HL
0723 01 2266 LD (HL), A
0724 01 2267 INC HL
0725 01 2268 DJNZ MWX2-$
0726 01 2269 LD (HL), B
0727 01 2270 INC HL
0728 01 2271 LD (HL), B
0729 01 2272 POP HL
0730 01 2273 LD C, BYTEPL
0731 01 2274 ADD HL, BC
0732 01 2275 POP BC
0733 01 2276 DJNZ MWX1-$
0734 01 2277 RET
0735 01 2278 ; ROUTINE TO HANDLE FLOPPED CASE
0736 01 2279 MWRTFL: BIT MRXPND, A ; EXPANDED FLOPPED WRITE WANTED
0737 01 2280 JR NZ, MWXF-$ ; JUMP IF YEP
0738 01 2281 XOR A
0739 01 2282 WRFL1: PUSH BC
0740 01 2283 PUSH DE
0741 01 2284 LD B, A
0742 01 2285 WRFL2: LDI
0743 01 2286 DEC DE
0744 01 2287 DEC DE
0745 01 2288 JP FE, WRFL2
0746 01 2289 LD (DE), A ; FLUSHETH
0747 01 2290 POP DE
0748 01 2291 EX DE, HL ; SAME AS NORMAL NOW ON
0749 01 2292 LD C, BYTEPL
0750 01 2293 ADD HL, BC
0751 01 2294 EX DE, HL
0752 01 2295 POP BC
0753 01 2296 DJNZ WRFL1-$
0754 01 2297 RET
0755 01 2298 ; WRITE EXPANDED FLOPPED ROUTINE
0756 01 2299 MWXF: EX DE, HL
0757 01 2300 MWXF1: PUSH BC
0758 01 2301 PUSH HL
0759 01 2302 LD B, C
0760 01 2303 MWXF2: LD A, (DE)
0761 01 2304 INC DE
0762 01 2305 LD (HL), A
0763 01 2306 DEC HL
0764 01 2307 LD (HL), A
0765 01 2308 DEC HL
0766 01 2309 DJNZ MWXF2-$
0767 01 2310 LD (HL), B
0768 01 2311 DEC HL
0769 01 2312 LD (HL), B
0770 01 2313 POP HL
0771 01 2314 LD C, BYTEPL
0772 01 2315 ADD HL, BC
0773 01 2316 POP BC
0774 01 2317 DJNZ MWXF1-$
0775 01 2318 RET
0776 01 2319 ; NAME: BLANK FROM VECTOR
0777 01 2320 ; PURPOSE: BLANK WITH INFO LOAD FROM VECTOR
0778 01 2321 ; INPUT: IX = VECTOR
0779 01 2322 ; E = X SIZE
0780 01 2323 ; D = Y SIZE
0781 01 2324 ; NOTES: THIS ROUTINE BLANKS TO 00
0782 01 2325 ; THIS ROUTINE INTERROGATES THE BLANK BIT
0783 01 2326 ; AND REFRAINS FROM BLANKING IF NOT SET
0784 01 2327 ; IF IT WAS SET, IT IS THEN RESET
0785 01 2328 MVBLAN: BIT VBBLNK, (IX+VBSTAT) ; IS BLANK BIT SET?
0786 01 2329 RET Z ; QUIT IF NOT
0787 01 2330 RES VBBLNK, (IX+VBSTAT) ; KILL BLANK BIT
0788 01 2331 LD H, (IX+VBOAH) ; LOAD BLANK ADDRESS
0789 01 2332 LD L, (IX+VBOAL)

```

```

0799 0000076 2333 BIT MRFLOP, (IX+VBMR) ; IS FLOP SET?
0799 0000077 2334 JR Z, MVBLA1-# ; JUMP IF NOT
0799 0000078 2335 LD A, E ; X SIZE TO A
0799 0000079 2336 NEG ; TWOS COMPLEMENT AND ADD 1
0799 0000080 2337 INC A
0799 0000081 2338 LD C, A
0799 0000082 2339 LD B, OFFH
0799 0000083 2340 ADD HL, BC ; USE TO BACK UP SCREEN ADDRESS
0799 0000084 2341 ; UNMAGIC THE BLANK ADDRESS
0799 0000085 2342 MVBLA1:
0799 0000086 2343 SET 6, H
0799 0000087 2344 LD B, 0 ; ASSUME BLANK TO ZERO
0799 0000088 2345 ; NAME: BLANK AREA
0799 0000089 2346 ; PURPOSE: SETTING N X M REGION TO CONSTANT
0799 0000090 2347 ; INPUT: HL = BLANK ADDRESS
0799 0000091 2348 ; E = X SIZE
0799 0000092 2349 ; D = Y SIZE
0799 0000093 2350 ; B = DATA TO FILL WITH
0799 0000094 2351 MBLANK: LD A, BYTEPL ; COMPUTE LINE INCREMENT
0799 0000095 2352 SUB E
0799 0000096 2353 LD C, A
0799 0000097 2354 LD A, B ; A = DATA TO FILL WITH
0799 0000098 2355 MBLAN1: LD B, E
0799 0000099 2356 MBLAN2: LD (HL), A
0799 0000100 2357 INC HL
0799 0000101 2358 DJNZ MBLAN2-#
0799 0000102 2359 ADD HL, BC
0799 0000103 2360 DEC D
0799 0000104 2361 JR NZ, MBLAN1-#
0799 0000105 2362 RET
0799 0000106 2363 ; NAME: RESTORE AREA
0799 0000107 2364 ; INPUT: HL = SCREEN ADDRESS TO RESTORE TO
0799 0000108 2365 ; DE = SAVE AREA ADDRESS
0799 0000109 2366 ; NOTE: SIZES ARE LOADED FROM THE SAVE AREA
0799 0000110 2367 MREST: EX DE, HL
0799 0000111 2368 LD C, (HL)
0799 0000112 2369 INC HL
0799 0000113 2370 LD B, (HL)
0799 0000114 2371 INC HL
0799 0000115 2372 SET 6, D ; MAKE SURE WE ARE NONMAGIC
0799 0000116 2373 XOR A
0799 0000117 2374 MREST1: PUSH BC
0799 0000118 2375 PUSH DE
0799 0000119 2376 LD B, A
0799 0000120 2377 LDIR
0799 0000121 2378 EX DE, HL
0799 0000122 2379 POP HL
0799 0000123 2380 LD C, BYTEPL
0799 0000124 2381 ADD HL, BC
0799 0000125 2382 EX DE, HL
0799 0000126 2383 POP BC
0799 0000127 2384 DJNZ MREST1-#
0799 0000128 2385 RET
0799 0000129 2387 ; *****
0799 0000130 2388 ; * CHARACTER DISPLAY ROUTINES *
0799 0000131 2389 ; *****
0799 0000132 2390 ; NAME: DISPLAY STRING
0799 0000133 2391 ; PURPOSE: MESSAGE DISPLAY
0799 0000134 2392 ; INPUT: E, D = X, Y COORDINATES
0799 0000135 2393 ; HL = STRING ADDRESS
0799 0000136 2394 ; IX = FONT DESCRIPTOR
0799 0000137 2395 ; OUTPUT: D, E ALTERED AS IN DISPLAY CHARACTER
0799 0000138 2396 ; STACK USE: 4 BYTES (EXCLUDING USE BY SYSPCH)
0799 0000139 2397 ; EXPLANATION: AS EACH CHARACTER IS BROUGHT IN, IT
0799 0000140 2398 ; IS TESTED FOR BEING A LIST TERMINATOR ( CHAR = 0)
0799 0000141 2399 ; IF IT ISN'T, DISPLAY CHARACTER IS CALLED AND THE
0799 0000142 2400 ; TEST IS REPEATED FOR THE NEXT CHARACTER. THUS
0799 0000143 2401 ; A NULL STRING IS HANDLED PROPERLY.
0799 0000144 2402 STRNEW: LD A, (HL) ; GET CHARACTER
0799 0000145 2403 AND A ; BE IT A TERMINATOR?
0799 0000146 2404 RET Z ; QUIT IF SO
0799 0000147 2405 JP M, STRD1 ; DISPLAY IF ALT FONT
0799 0000148 2406 CP 64H ; SUCK IN STRING?
0799 0000149 2407 JR NC, STRD2-# ; JUMP IF YES
0799 0000150 2408 STRD1: CALL DISPCH ; SHOW CHAR

```

```

0701 0000 2409 INC HL ; ADVANCE TO NEXT CHAR
0702 0000 2410 JR STRNEW-$ ; AND LOOP
0704 0017 2411 STRD2: AND 10111B ; MAKE SUCK MASK
0706 0000 2412 LD B,A
0707 0000 2413 INC HL
0708 0000 2414 EX DE,HL
0709 0000 2415 CALL MSUCK1
070A 0000 2416 CALL RELD
070B 0000 2417 JR STRNEW-$ ; GO AFTER NEXT CHARACTER
070C 0000 2418 ; *****
070D 0000 2419 ; * CHARACTER DISPLAY ROUTINE *
070E 0000 2420 ; *****
070F 0000 2421 ; INPUT: A = CHARACTER
0710 0000 2422 ; C = OPTIONS
0711 0000 2423 ; D = Y COORDINATE
0712 0000 2424 ; E = X COORDINATE
0713 0000 2425 ; IX = FONT DESCRIPTOR
0714 0000 2426 ; (ONLY IF ALTERNATE FONT USED)
0715 0000 2427 ; OUTPUT: DE UPDATED TO POINT AT NEXT CHARACTER FRA
0716 0000 2428 ; NOTES: THE OPTION BYTE IS FORMATTED AS FOLLOWS:
0717 0000 2429 ; BITS CONTENTS
0718 0000 2430 ; -----
0719 0000 2431 ; 0-1 OFF COLOR FOR EXPANSION
071A 0000 2432 ; 2-3 ON COLOR FOR EXPANSION
071B 0000 2433 ; 4 OR OPTION
071C 0000 2434 ; 5 XOR OPTION
071D 0000 2435 ; 6-7 ENLARGEMENT FACTOR (N+1)X
071E 0000 2436 ;
071F 0000 2437 ; CHARACTERS BETWEEN 1 AND 1FH, AND BETWEEN 81H AND 9FH
0720 0000 2438 ; ARE INTERPRETED AS TAB CHARACTERS. THEY CAUSE THE
0721 0000 2439 ; CURSOR REPRESENTED BY D AND E TO BE SPACED OVER N
0722 0000 2440 ; CHARACTER POSITIONS, WHERE N = CHAR.AND. 7FH
0723 0000 2441 ; CHARACTERS BETWEEN 20H AND 7FH ARE TAKEN AS REFERENCES
0724 0000 2442 ; THE SYSTEM STANDARD 5 X 7 CHARACTER FONT. CHARACTERS
0725 0000 2443 ; BETWEEN 0A0H AND 0FFH REFER TO THE USER SUPPLIED ALTERN
0726 0000 2444 ; CHARACTER FONT. THIS FONT IS DESCRIBED BY A FONT
0727 0000 2445 ; DESCRIPTOR TABLE OF THE FOLLOWING FORMAT:
0728 0000 2446 ; *****
0729 0000 2447 ; * 0 * BASE CHARACTER VALUE *
072A 0000 2448 ; *****
072B 0000 2449 ; * 1 * X FRAME SIZE *
072C 0000 2450 ; *****
072D 0000 2451 ; * 2 * Y FRAME SIZE *
072E 0000 2452 ; *****
072F 0000 2453 ; * 3 * X PATTERN SIZE (BYTES) *
0730 0000 2454 ; *****
0731 0000 2455 ; * 4 * Y PATTERN SIZE *
0732 0000 2456 ; *****
0733 0000 2457 ; * 5 * PATTERN TABLE *
0734 0000 2458 ; * 6 * ADDRESS *
0735 0000 2459 ; *****
0736 0000 2460 DISPCH: PUSH BC
0737 0000 2461 PUSH HL
0738 0000 2462 PUSH IX
0739 0000 2463 AND A
073A 0000 2464 JP M,DISCH1 ; JUMP IF YES
073B 0000 2465 LD IX,SYSFNT
073C 0000 2466 DISCH1: CP 20H ; IS CHAR < 20H?
073D 0000 2467 JR NC,DISC1B-$ ; JUMP IF NOT
073E 0000 2468 DISC1A: PUSH AF ; LOOP TO SPACE OVER
073F 0000 2469 CALL NXTFRM
0740 0000 2470 CALL FINDL3 ; STORE IT BACK
0741 0000 2471 POP AF
0742 0000 2472 DEC A
0743 0000 2473 JR NZ,DISC1A-$
0744 0000 2474 JR DISCH5-$ ; JUMP TO EXIT
0745 0000 2475 DISC1B: SUB (IX+FTBASE) ; SUBTRACT BASE CHAR
0746 0000 2476 LD E,A
0747 0000 2477 LD D,0
0748 0000 2478 LD HL,0
0749 0000 2479 LD C,(IX+FTBYTE) ; MULTIPLY CHARACTER
074A 0000 2480 DISCH2: LD B,(IX+FTYSIZ) ; BY PATTERN SIZE
074B 0000 2481 DISCH3: ADD HL,DE
074C 0000 2482 DJNZ DISCH3-$
074D 0000 2483 DEC C

```



```

0811 00000000 2484 JR NZ,DISCH2-$
0812 00000000 2485 LD D,(IX+FTPTH) ; ADD TO TABLE START
0813 00000000 2486 LD E,(IX+FTPTL)
0814 00000000 2487 ADD HL,DE
2488 ; COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
2489 ; AND SAVE
081A 00000000 2490 CALL NXTFRM ; STEP COORDINATES TO NEXT FRAM
081B 00000000 2491 PUSH DE ; SAVE
081C 00000000 2492 LD B,(IX+FTYSIZ)
DISCH4: 0821 00000000 2493 PUSH BC
0822 00000000 2494 PUSH HL
0823 00000000 2495 CALL WRTLIN
0824 00000000 2496 POP HL
0825 00000000 2497 LD C,(IX+FTBYTE) ; STEP TO NEXT LINE OF PATTERN
0826 00000000 2498 ADD HL,BC
0827 00000000 2499 POP BC
0828 00000000 2500 LD A,(Y+CBY) ; ADVANCE Y COORDINATE
0829 00000000 2501 ADD A,C
0830 00000000 2502 LD (Y+CBY),A
0831 00000000 2503 DJNZ DISCH4-$
0832 00000000 2504 POP DE ; RESTORE NEW POSITION
0833 00000000 2505 CALL FINDL3 ; STUFF DE BACK INTO CONTEXT
DISCH5: 0834 00000000 2506 POP IX
0835 00000000 2507 POP HL
0836 00000000 2508 POP BC
0837 00000000 2509 RET
2510 ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION C
2511 ; INPUT: MODE BYTE FROM CONTEXT SAVE AREA
2512 ; OUTPUT: B,A = ITERATION COUNT
083E 00000000 2513 DCLCTB: LD A,(Y+CBC) ; GET MODE BYTE
0841 00000000 2514 RLCA
0842 00000000 2515 RLCA
0843 00000000 2516 AND 03 ; ISOLATE ENLARGEMENT FACTOR
0844 00000000 2517 INC A
0845 00000000 2518 LD B,A
0846 00000000 2519 XOR A
0847 00000000 2520 SCF
0848 00000000 2521 DCLCT1: ADC A,A
0849 00000000 2522 DJNZ DCLCT1-$
0850 00000000 2523 LD B,A
0851 00000000 2524 RET
2525 ; SUBROUTINE TO UPDATE COORDINATES TO POINT AT NEXT CHARA
2526 ; FRAME:
2527 ; INPUT: COORDINATES TAKEN FROM CBD,CBE IN CONTEXT
2528 ; OUTPUT: UPDATED COORDINATES RETURNED IN D AND E
2529 ; A,B = CLOBBERED, C=ENLARGE FACTOR CONVERT
085E 00000000 2530 NXTFRM: CALL DCLCTB ; GET ITERATION COUNT
085F 00000000 2531 LD C,B ; SAVE
0860 00000000 2532 LD D,(Y+CBY) ; GET Y COORD
0861 00000000 2533 LD A,(Y+CBE) ; GET X COORD
NXTFR1: 0862 00000000 2534 ADD A,(IX+FTFSX) ; ADD X FRAME SIZE
0863 00000000 2535 DJNZ NXTFR1-$ ; 2**ENLARGE TIMES
0864 00000000 2536 CP 160 ; PAST RIGHT EDGE OF SCREEN?
0865 00000000 2537 JR C,NXTFR3-$
0866 00000000 2538 LD A,D
0867 00000000 2539 LD B,C
NXTFR2: 0868 00000000 2540 ADD A,(IX+FTFSY) ; YEP - ADVANCE VERTICAL
0869 00000000 2541 DJNZ NXTFR2-$
0870 00000000 2542 LD D,A
0871 00000000 2543 XOR A
NXTFR3: 0872 00000000 2544 LD E,A
0873 00000000 2545 RET
2546 ; SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
2547 ; AND EXPAND
2548 ; ENTRY: HL = SOURCE IX = FONT TABLE
0874 00000000 2549 WRTLIN: LD C,(IX+FTBYTE)
0875 00000000 2550 LD B,0
0876 00000000 2551 PUSH IX ; CAPTURE STACK POINTER
0877 00000000 2552 LD IX,0
0878 00000000 2553 ADD IX,SP
0879 00000000 2554 PUSH IX ; SAVE CAPTURED STACK
0880 00000000 2555 POP DE ; DE = CAPTURED STACK
0881 00000000 2556 LD A,0CH ; SET EXPAND TO 00,11

```

```

0881 1011 2567 OUT (XPAND),A
0882 1012 2568 LD A,08H ; SET EXPAND BIT
0883 1013 2569 OUT (MAGIC),A
0884 1014 2570 LD A,(IY+CBC) ; GET CONTROL BYTE
0885 1015 2561 AND 0C0H ; ISOLATE ENLARGE AMOUNT
0886 1016 2562 JR Z,WRTL3-$ ; JUMP IF ZERO
0887 1017 2563 RLCA
0888 1018 2564 RLCA
0889 1019 2565 WRTL1: EX DE,HL
0890 1020 2566 AND A ; CLEAR CARRY BIT
0891 1021 2567 SBC HL,BC ; COMPUTE STACK FRAME SIZE
0892 1022 2568 SBC HL,BC
0893 1023 2569 LD SP,HL ; SEIZE STACK SPACE
0894 1024 2570 RES 6,H ; MAGICIFY THE ADDRESS
0895 1025 2571 PUSH AF
0896 1026 2572 LD B,C
0897 1027 2573 WRTL2: LD A,(DE) ; GET SOURCE BYTE
0898 1028 2574 INC DE
0899 1029 2575 LD (HL),A ; EXPAND IT
0900 1030 2576 INC HL
0901 1031 2577 LD (HL),A ; FLUSHETH
0902 1032 2578 INC HL
0903 1033 2579 DJNZ WRTL2-$
0904 1034 2580 SLA C
0905 1035 2581 POP AF
0906 1036 2582 LD HL,0 ; CAPTURE STACK TOP AGAIN
0907 1037 2583 ADD HL,SP
0908 1038 2584 LD D,H ; SET DE=HL
0909 1039 2585 LD E,L ; FOR NEXT DEST COMBO
0910 1040 2586 DEC A
0911 1041 2587 JR NZ,WRTL1-$
0912 1042 2588 ; NOW DO WRITE TO SCREEN
0913 1043 2589 WRTL3: CALL DCLCTB ; GET ITERATION COUNTER
0914 1044 2590 CALL DELOAD
0915 1045 2591 LD A,(IY+CBC)
0916 1046 2592 OUT (XPAND),A
0917 1047 2593 AND 030H
0918 1048 2594 OR 8
0919 1049 2595 CALL RELTA
0920 1050 2596 EX DE,HL
0921 1051 2597 WRTL4: PUSH AF
0922 1052 2598 PUSH BC
0923 1053 2599 PUSH DE
0924 1054 2600 PUSH HL
0925 1055 2601 LD B,C
0926 1056 2602 WRTL5: LD A,(DE)
0927 1057 2603 INC DE
0928 1058 2604 LD (HL),A
0929 1059 2605 INC HL
0930 1060 2606 LD (HL),A
0931 1061 2607 INC HL
0932 1062 2608 DJNZ WRTL5-$
0933 1063 2609 LD A,(IY+CBE) ; IS FLUSHOUT NEEDED?
0934 1064 2610 AND 03
0935 1065 2611 JR Z,WRTL6-$ ; JUMP IF NOT
0936 1066 2612 LD (HL),B ; STEP TO NEXT LINE
0937 1067 2613 WRTL6: POP HL
0938 1068 2614 LD C,BYTEPL
0939 1069 2615 ADD HL,BC
0940 1070 2616 POP DE
0941 1071 2617 POP BC
0942 1072 2618 POP AF
0943 1073 2619 OUT (MAGIC),A
0944 1074 2620 DJNZ WRTL4-$
0945 1075 2621 LD SP,IX ; RESTORE STACK
0946 1076 2622 POP IX
0947 1077 2623 RET

2625 ; MACRO TO GENERATE CHARACTER PATTERN TABLE ENTRY
2626 DEFCHR MACR #A,#B,#C,#D,#E,#F,#G
2627 DEFB #A
2628 DEFB #B
2629 DEFB #C
2630 DEFB #D

```

2681 DEF B #E  
 2682 DEF B #F  
 2683 DEF B #G  
 2684 ENDM

2685 LARGE CHARACTER SET (8 X 8)

0000	2687	LRGCHR	
0001	2688	DEFCHR	000H, 000H, 000H, 000H, 000H, 000H, 000H, 000H ; SPACE
0002	2689	DEFCHR	020H, 020H, 020H, 020H, 020H, 000H, 020H ; !
0003	2690	DEFCHR	050H, 050H, 050H, 000H, 000H, 000H, 000H ; "
0004	2691	DEFCHR	048H, 048H, 0FCH, 048H, 0FCH, 048H, 048H ; #
0005	2692	DEFCHR	020H, 078H, 080H, 070H, 008H, 0F0H, 020H ; \$
0006	2693	DEFCHR	0C0H, 0C8H, 010H, 020H, 040H, 098H, 018H ; %
0007	2694	DEFCHR	060H, 090H, 0A0H, 040H, 0A8H, 090H, 068H ; &
0008	2695	DEFCHR	060H, 060H, 060H, 000H, 000H, 000H, 000H ; ^
0009	2696	DEFCHR	010H, 020H, 020H, 020H, 020H, 020H, 010H ; (
0010	2697	DEFCHR	040H, 020H, 020H, 020H, 020H, 020H, 040H ; )
0011	2698	DEFCHR	000H, 0A8H, 070H, 0D8H, 070H, 0A8H, 000H ; *
0012	2699	DEFCHR	000H, 020H, 020H, 0F8H, 020H, 020H, 000H ; +
0013	2700	DEFCHR	000H, 000H, 000H, 060H, 060H, 020H, 040H ; ,
0014	2701	DEFCHR	000H, 000H, 000H, 0F8H, 000H, 000H, 000H ; -
0015	2702	DEFCHR	000H, 000H, 000H, 000H, 000H, 060H, 060H ; .
0016	2703	DEFCHR	000H, 008H, 010H, 020H, 040H, 080H, 000H ; /
0017	2704	DEFCHR	070H, 088H, 088H, 088H, 088H, 088H, 070H ; 0
0018	2705	DEFCHR	020H, 060H, 020H, 020H, 020H, 020H, 070H ; 1
0019	2706	DEFCHR	070H, 088H, 008H, 070H, 080H, 080H, 0F8H ; 2
0020	2707	DEFCHR	070H, 088H, 008H, 030H, 008H, 088H, 070H ; 3
0021	2708	DEFCHR	010H, 030H, 050H, 090H, 0F8H, 010H, 010H ; 4
0022	2709	DEFCHR	0F8H, 080H, 0F0H, 008H, 008H, 088H, 070H ; 5
0023	2710	DEFCHR	030H, 040H, 080H, 0F0H, 088H, 088H, 070H ; 6
0024	2711	DEFCHR	0F8H, 008H, 010H, 020H, 040H, 040H, 040H ; 7
0025	2712	DEFCHR	070H, 088H, 088H, 070H, 088H, 088H, 070H ; 8
0026	2713	DEFCHR	070H, 088H, 088H, 078H, 008H, 010H, 060H ; 9
0027	2714	DEFCHR	000H, 060H, 060H, 000H, 060H, 060H, 000H ; :
0028	2715	DEFCHR	060H, 060H, 000H, 060H, 060H, 020H, 040H ; ;
0029	2716	DEFCHR	010H, 020H, 040H, 080H, 040H, 020H, 010H ; <
0030	2717	DEFCHR	000H, 000H, 0F8H, 000H, 0F8H, 000H, 000H ; =
0031	2718	DEFCHR	040H, 020H, 010H, 008H, 010H, 020H, 040H ; >
0032	2719	DEFCHR	070H, 088H, 008H, 010H, 020H, 000H, 020H ; ?
0033	2720	DEFCHR	070H, 088H, 088H, 0A8H, 088H, 080H, 078H ; @
0034	2721	DEFCHR	070H, 088H, 088H, 0F8H, 088H, 088H, 088H ; A
0035	2722	DEFCHR	0F0H, 088H, 088H, 0F0H, 088H, 088H, 0F0H ; B
0036	2723	DEFCHR	070H, 088H, 080H, 080H, 080H, 088H, 070H ; C
0037	2724	DEFCHR	0F0H, 088H, 088H, 088H, 088H, 088H, 0F0H ; D
0038	2725	DEFCHR	0F8H, 080H, 080H, 0E0H, 080H, 080H, 0F8H ; E
0039	2726	DEFCHR	0F8H, 080H, 080H, 0E0H, 080H, 080H, 080H ; F
0040	2727	DEFCHR	070H, 088H, 080H, 080H, 098H, 088H, 078H ; G
0041	2728	DEFCHR	088H, 088H, 088H, 0F8H, 088H, 088H, 088H ; H
0042	2729	DEFCHR	070H, 020H, 020H, 020H, 020H, 020H, 070H ; I
0043	2730	DEFCHR	008H, 008H, 008H, 008H, 008H, 088H, 070H ; J
0044	2731	DEFCHR	088H, 090H, 0A0H, 0C0H, 0A0H, 090H, 088H ; K
0045	2732	DEFCHR	080H, 080H, 080H, 080H, 080H, 080H, 0F8H ; L
0046	2733	DEFCHR	088H, 0D8H, 0A8H, 0A8H, 088H, 088H, 088H ; M
0047	2734	DEFCHR	088H, 0C8H, 0A8H, 098H, 088H, 088H, 088H ; N
0048	2735	DEFCHR	0F8H, 088H, 088H, 088H, 088H, 088H, 0F8H ; O
0049	2736	DEFCHR	0F0H, 088H, 088H, 0F0H, 080H, 080H, 080H ; P
0050	2737	DEFCHR	070H, 088H, 088H, 088H, 0A8H, 090H, 068H ; Q
0051	2738	DEFCHR	0F0H, 088H, 088H, 0F0H, 0A0H, 090H, 088H ; R
0052	2739	DEFCHR	070H, 088H, 080H, 070H, 008H, 088H, 070H ; S
0053	2740	DEFCHR	0F8H, 020H, 020H, 020H, 020H, 020H, 020H ; T
0054	2741	DEFCHR	088H, 088H, 088H, 088H, 088H, 088H, 070H ; U
0055	2742	DEFCHR	088H, 088H, 088H, 050H, 050H, 020H, 020H ; V
0056	2743	DEFCHR	088H, 088H, 088H, 0A8H, 0A8H, 0D8H, 088H ; W
0057	2744	DEFCHR	088H, 088H, 050H, 020H, 050H, 088H, 088H ; X
0058	2745	DEFCHR	088H, 088H, 050H, 020H, 020H, 020H, 020H ; Y
0059	2746	DEFCHR	0F8H, 008H, 010H, 020H, 040H, 080H, 0F8H ; Z
0060	2747	DEFCHR	070H, 040H, 040H, 040H, 040H, 040H, 070H ; [
0061	2748	DEFCHR	000H, 080H, 040H, 020H, 010H, 008H, 000H ; \
0062	2749	DEFCHR	070H, 010H, 010H, 010H, 010H, 010H, 070H ; ]
0063	2700	DEFCHR	020H, 070H, 0A8H, 020H, 020H, 020H, 020H ; ^
0064	2701	DEFCHR	000H, 020H, 040H, 0F8H, 040H, 020H, 000H ; _
0065	2702	DEFCHR	020H, 020H, 020H, 020H, 0A8H, 070H, 020H ; DOWN
0066	2703	DEFCHR	000H, 020H, 010H, 0F8H, 010H, 020H, 000H ; RIGHT
0067	2704	DEFCHR	000H, 088H, 050H, 020H, 050H, 088H, 000H ; MULTI

```

0000 2705      DEFB 0
0001 2706      DEFB 20H
0002 2707      DEFB 0
0003 2708      DEFB 0F8H
0004 2709      DEFB 0
0005 2710      DEFB 20H
0006 2711      ; ** LAST BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIR
0007 2712      ;   BYTE OF ...
0008 2713      ; SMALL CHARACTERS (4 X 6)
0009 2714      SMLCHR
0010 2715      DEFS 000H,000H,000H,000H,000H ; SPACE

0014 2717      NHJUMP: POP  IX
0015 2718      EX   (SP),HL
0016 2719      JP   (IX)
0017 2720      ; NAME:  CONVERT KEY CODE TO ASCII
0018 2721      ; PURPOSE:  CONVL
0019 2722      ; INPUT:  A=KEY CODE
0020 2723      ; OUTPUT:  A=ASCII EQUIVALENT
0021 2724      ; HOW:  TABLE LOOKUP
0022 2725      MKCTAS:
0023 2726      LD   C,B
0024 2727      LD   B,0
0025 2728      LD   HL,KCTATB
0026 2729      ADD  HL,BC
0027 2730      LD   A,(HL)
0028 2731      @FROG: LD  (IY+CBA),A
0029 2732      RET

0030 2733      KCTATB:
0031 2734      DEFB ' ' ; SPACE
0032 2735      DEFB 'C' ; BULLET
0033 2736      DEFB 'SEH' ; UP ARROW
0034 2737      DEFB 'SCH' ; DOWN ARROW
0035 2738      DEFB '%' ;
0036 2739      DEFB 'R' ; RECALL
0037 2740      DEFB 'S' ; STORE
0038 2741      DEFB '+' ; PLUS-MINUS
0039 2742      DEFB '/' ; DIVIDE
0040 2743      DEFB '7' ;
0041 2744      DEFB '8' ;
0042 2745      DEFB '9' ;
0043 2746      DEFB '*' ; TIMES
0044 2747      DEFB '4' ;
0045 2748      DEFB '5' ;
0046 2749      DEFB '6' ;
0047 2750      DEFB '-' ; MINUS
0048 2751      DEFB '1' ;
0049 2752      DEFB '2' ;
0050 2753      DEFB '3' ;
0051 2754      DEFB '+' ; PLUS
0052 2755      DEFB '&' ; CE
0053 2756      DEFB 'O' ; POINT
0054 2757      DEFB '=' ; EQUALS

0055 2758      ; NAME:  FILL AREA
0056 2759      ; PURPOSE:  SET REGION OF SCREEN TO CONSTANT VALUE
0060 2760      ; INPUT:  A = DATA TO FILL WITH
0061 2761      ;           BC = NUMBER OF BYTES TO FILL
0062 2762      ;           DE = STARTING ADDRESS OF REGION TO FILL
0063 2763      ;
0064 2764      MFILL: EX  DE,HL
0065 2765      MFILL1: LD (HL),A ; STUFF BYTE
0066 2766      CPI ; BUMP HL, DEC BC
0067 2767      JP  PE,MFILL1
0068 2768      RET
0069 2769      ; NAME:  RELATIVE TO ABSOLUTE
0070 2770      ; PURPOSE:  COORDINATE CONVERSION
0071 2771      ; INPUT:  E = X COORDINATE
0072 2772      ;           D = Y COORDINATE
0073 2773      ;           A = MAGIC REGISTER VALUE TO USE
0074 2774      ; OUTPUT:  DE = ABSOLUTE ADDRESS
0075 2775      ;           A = MAGIC REGISTER TO USE

```

```

2780 ; MAGIC ENTRY POINT
00FA F0000R 2781 MRELAB: CALL RELTA
00F9 F005 2782 JR MRELAB-#
2783 ; NONMAGIC ENTRY POINT
00FF 014E0B 2784 MRELAB1: CALL RELTA1
00FE 01F2 2785 SET 6, D ; NONMAGIC THE ADDRESS
0000 F07304 2786 MRELAB2: LD (IY+CBE), E ; UPDATE CB DE
0003 F07205 2787 LD (IY+ CBD), D
0007 1007 2788 MFROG: JR GFROG-#
2789 ; MAGIC ENTRY POINT
0000 014E0B 2790 RELTA: CALL RELTA1
0004 014 2791 OUT (MAGIC), A
0004 0 2792 RET
000F 000 2793 CRSUM2: DEFB 0 ; *** CHECKSUM ***
000F 2794 DEFS 0E0H, 0A0H, 0A0H, 0A0H, 0E0H ; 0
0014 2795 DEFS 040H, 040H, 040H, 040H, 040H ; 1
0019 2796 DEFS 0E0H, 020H, 0E0H, 080H, 0E0H ; 2
001F 2797 DEFS 0E0H, 020H, 060H, 020H, 0E0H ; 3
0023 2798 DEFS 0A0H, 0A0H, 0E0H, 020H, 020H ; 4
0028 2799 DEFS 0E0H, 080H, 0E0H, 020H, 0E0H ; 5
002D 2800 DEFS 0E0H, 080H, 0E0H, 0A0H, 0E0H ; 6
0037 2801 DEFS 0E0H, 020H, 020H, 020H, 020H ; 7
0037 2802 DEFS 0E0H, 0A0H, 0E0H, 0A0H, 0E0H ; 8
003C 2803 DEFS 0E0H, 0A0H, 0E0H, 020H, 0E0H ; 9
0041 2804 DEFS 000H, 040H, 000H, 040H, 000H ;
004A 2805 DEFS 040H, 0E0H, 0E0H, 0E0H, 0E0H ; BULLET

2807 ; MOVE ROUTINE
001B F0000 2808 MMOVE: LDIR
001D 000 2809 RET

2811 ; SYSTEM ENTRY POINT FOR NONMAGIC ADDRESSES
001F 01 2812 RELTA1: PUSH HL
004F 01 2813 AND OFCH ; TOSS OUT SHIFT AMOUNT
0051 01 2814 LD L, A ; SAVE
0052 01 2815 LD A, E ; GET X
0053 01 2816 AND 03H ; ISOLATE SHIFT AMOUNT
0055 01 2817 OR L ; COMBINE WITH MR
0057 01 2818 RELTA2: PUSH AF
0057 01 2819 AND 040H ; IS FLOPPED BIT SET?
0059 01 2820 LD A, E
005A 01 2821 JR Z, RELTA3-# ; JUMP IF NOT
005B 01 2822 CPL ; YEP - UNFLOP THE COORDINATE
005D 01 2823 ADD A, 160
005E 01 2824 RELTA3: LD L, D ; HL = Y
0060 01 2825 LD H, 0
0062 29 2826 ADD HL, HL ; SET HL = Y * 8
0063 29 2827 ADD HL, HL
0064 29 2828 ADD HL, HL
0065 54 2829 LD D, H
0067 50 2830 LD E, L
0067 29 2831 ADD HL, HL ; SET HL = Y * 32
0068 29 2832 ADD HL, HL
0069 19 2833 ADD HL, DE ; SET HL = Y * 40
006A 0B0F 2834 SRL A ; A = X 4
006C 0B0F 2835 SRL A
006F 5F 2836 LD E, A
006F 0000 2837 LD D, 0
0071 01 2838 ADD HL, DE ; HL = Y * 40 + X 4
2839 IF NWDWR-1
2840 ENDIF
0071 01 2841 EX DE, HL

2843 ; NAME: RETURN FROM MACRO SUBROUTINE
2844 ; PURPOSE: RETURN CONTROL TO CALLER
2845 ; THIS CODE WAS 'STOLEN' FROM RELABS SINCE
2846 ; IT DOES THE STACK CLEANUP THAT MRET DOES
0071 01 2847 NMRET: POP AF
0071 01 2848 POP HL
0071 01 2849 RET

```

```

2871 ; ENTRY FOR USER
OR01 0000 2872 INXNIB: CALL XNIB
OR01 0000 2873 JR MFR0G-$

2874 ; NAME: INDEX NIBBLE
2875 ; PURPOSE: LOAD OF SPECIFIED NIBBLE RELATIVE TO BASE
2876 ; INPUT: C = NIBBLE NUMBER
2877 ; HL = BASE ADDRESS
2878 ; OUTPUT: NIBBLE RETURNED RIGHT JUSTIFIED IN A.
2879 ; DESCRIPTION: BYTE = NIBBLE# 2+BASE
2880 ; THE LOW ORDER NIBBLE OF A GIVEN BYTE IS ADDRESSED
2881 ; BY AN EVEN NIBBLE NUMBER.
OR01 0000 2882 XNIB: PUSH HL
OR01 0000 2883 PUSH BC
OR01 0000 2884 LD B,0
OR01 0000 2885 SRL C
OR01 0000 2886 ADD HL,BC
OR01 0000 2887 LD A,(HL)
OR01 0000 2888 POP BC
OR01 0000 2889 BIT 0,C
OR01 0000 2890 JR Z,XNIB1-$
OR01 0000 2891 RRCA
OR01 0000 2892 RRCA
OR01 0000 2893 RRCA
OR01 0000 2894 RRCA
OR01 0000 2895 XNIB1: AND OFH
OR01 0000 2896 POP HL
OR01 0000 2897 RET

2898 ; NAME: STORE NIBBLE
2899 ; PURPOSE: NIBBLE STORING (!)
2900 ; INPUT: A = NIBBLE TO STORE
2901 ; C = NIBBLE NUMBER (AS IN XNIB)
2902 ; HL = BASE ADDRESS
OR01 0000 2903 PUTNIB: PUSH HL
OR01 0000 2904 PUSH BC
OR01 0000 2905 LD B,0
OR01 0000 2906 SRL C
OR01 0000 2907 ADD HL,BC
OR01 0000 2908 POP BC
OR01 0000 2909 BIT 0,C
OR01 0000 2910 JR Z,PUTNB1-$
OR01 0000 2911 ; H. O. CASE - SHIFT IT
OR01 0000 2912 RLCA
OR01 0000 2913 RLCA
OR01 0000 2914 RLCA
OR01 0000 2915 RLCA
OR01 0000 2916 XOR (HL) ; NEAT COMBINE TRICK (SEE DDJ J
OR01 0000 2917 AND OFOH ; PG. 9)
OR01 0000 2918 JR PUTNB2-$
OR01 0000 2919 PUTNB1: XOR (HL) ; L. O. CASE
OR01 0000 2920 AND OFH
OR01 0000 2921 PUTNB2: XOR (HL)
OR01 0000 2922 LD (HL),A
OR01 0000 2923 POP HL
OR01 0000 2924 RET

2925 ; NAME: INDEX WORD TABLE (WORD INDEX)
2926 ; PURPOSE: TO INDEX AN ARRAY OF DEFW'S
2927 ; INPUTS: A=INDEX NUMBER (0-255)
2928 ; HL -> TABLE ENTRY 0
2929 ; OUTPUTS: DE = ENTRY LOOKED UP
2930 ; HL = POINTER TO ENTRY IN TABLE
OR01 0000 2931 MINDW: LD E,A
OR01 0000 2932 LD D,0
OR01 0000 2933 SLA E
OR01 0000 2934 RL D ; DE*2
OR01 0000 2935 ADD HL,DE
OR01 0000 2936 LD E,(HL)
OR01 0000 2937 INC HL
OR01 0000 2938 LD D,(HL)
OR01 0000 2939 DEC HL

```

```

ORGL 11100 2923 STHLDE CALL FINDL3
ORGL 11101 2924 JR MINDB1-$ ; JOIN STORE IN INDEX BYTE
; NAME: INDEX BYTE TABLE
; PURPOSE: TABLE LOOKUP
; INPUTS: A = INDEX NUMBER
; OUTPUT: A = VALUE OF BYTE
; HL = POINTER TO TABLE ENTRY
ORGL 11102 2931 MINDB: LD E,A
ORGL 11103 2932 LD D,0
ORGL 11104 2933 ADD HL,DE
ORGL 11105 2934 LD A,(HL)
ORGL 11106 2935 LD (IY+CBA),A
ORGL 11107 2936 MINDB1: LD (IY+CBH),H
ORGL 11108 2937 LD (IY+CBL),L
ORGL 11109 2938 RET

; NAME: DISPLAY TIME
; PURPOSE: DISPLAY TIME ON SCREEN
; INPUTS: E = X COORD
; D = Y COORD
; C = SAME AS DISCHR OPTIONS EXCEPT BIT 7 = 1
; TO DISPLAY COLON AND SECONDS
; OUTPUTS: NONE
; MDISTI:
ORGL 11110 2948 LD IX,SMLFNT
ORGL 11111 2949 LD B,42H
ORGL 11112 2950 LD HL,GTMSNS
ORGL 11113 2951 PUSH BC
ORGL 11114 2952 RES 7,(IY+CBC)
ORGL 11115 2953 CALL BCDISP
ORGL 11116 2954 POP BC
ORGL 11117 2955 BIT 7,C
ORGL 11118 2956 RET Z
ORGL 11119 2957 LD A,80H+3AH
ORGL 11120 2958 CALL DISPCH
ORGL 11121 2959 LD B,42H
ORGL 11122 2960 LD HL,GTSECS
ORGL 11123 2961 AND FALL INTO ...

; NAME: DISPLAY BCD NUMBER
; INPUT: B = NUMBER DISPLAY OPTIONS
; C = CHARACTER DISPLAY OPTIONS
; DE = Y, X COORDINATES
; HL = NUMBER ADDRESS (POINTS AT LO BYTE)
; IX = ALTERNATE FONT (IF USED)
; OUTPUT: DE UPDATED
; DESCRIPTION: THIS ROUTINE CONVERTS EACH NIBBLE INTO
; ASCII AND DISPLAYS IT. THE NORMALLY ILLEGAL BCD
; VALUES ARE DISPLAYED AS CODES 2A THRU 2F RESPECTIVELY.
; THE NUMBER DISPLAY OPTIONS BYTE IS FORMATED AS FOLLOWS:
; BIT 7 SET IF LEADING ZERO SUPPRESSION WANTED
; BIT 6 SET IF USE OF ALTERNATE FONT WANTED
; BITS 5-0 NUMBER OF DIGITS TO DISPLAY (NOT NUMBER 0)
ORGL 11124 2977 BCDISP: LD A,B ; GET OPTIONS
ORGL 11125 2978 AND 3FH ; ISOLATE NUMBER OF DIGITS
ORGL 11126 2979 BCDD0: DEC A
ORGL 11127 2980 RET M ; QUIT IF NULL OR NO MORE
ORGL 11128 2981 LD C,A ; SAVE
ORGL 11129 2982 CALL XNIB ; GET NEXT DIGIT
ORGL 11130 2983 JR NZ,BCDD1-$ ; JUMP IF NONZERO
ORGL 11131 2984 BIT 7,B ; IS ZERO SUPPRESS ON?
ORGL 11132 2985 JR Z,BCDD1-$ ; JUMP IF NOT
ORGL 11133 2986 OR C ; LAST DIGIT?
ORGL 11134 2987 JR NZ,BCDD4-$ ; JUMP IF NOT
ORGL 11135 2988 BCDD1: RES 7,B ; CLEAR LEADING ZERO FLAG
ORGL 11136 2989 ADD A,6
ORGL 11137 2990 AND 0FH
ORGL 11138 2991 ADD A,2AH
ORGL 11139 2992 BCDD2: BIT 6,B ; ALTERNATE FONT?
ORGL 11140 2993 JR Z,BCDDC-$ ; JUMP IF NO
ORGL 11141 2994 OR 80H ; YEA - SET THE BIT
ORGL 11142 2995 BCDD3: CALL DISPCH ; DISPLAY THE CHAR
ORGL 11143 2996 LD A,C ; GET LOOP COUNTER IN A

```





```

3076 ; SYSTEM POWER UP ROUTINE
0071 00000 3077 PWRUP: LD A,(FIRSTC) ; GET FIRST CASSETTE LOCATION
0072 00001 3078 CP 0C3H ; IS IT A JUMP??
0073 00002 3079 JP Z,FIRSTC ; JUMP TO IT IF SO
0074 00003 3070 LD SP,BEGRAM
0075 00004 3071 SYSSUK FILL ; CLEAR SYSTEM RAM
0076 00005 3072 DEFW BEGRAM
0077 00006 3073 DEFW 0
0078 00007 3074 DEFB 0
0079 00008 3075 LD (URINAL),A ; CLEAR SHIFTER
0080 00009 3076 DEC A
0081 00010 3077 LD (TIMOUT),A ; CLEAR TIMEOUT WATCHDOG
0082 00011 3078 SYSTEM INTFC
0083 00012 3079 DO EMUSIC
0084 00013 3080 DO SETOUT
0085 00014 3081 HFFI:(NOLINE*2)-1
0086 00015 3082 HFFI 41
0087 00016 3083 DEFB 8
0088 00017 3084 DO COLSET
0089 00018 3085 DEFW MENUCL
0090 00019 3086 DO ACTINT
0091 00020 3087 EXIT
0092 00021 3088 LD DE,GAMSTR ; 'SELECT GAME' AS TITLE
0093 00022 3089 LD HL,FIRSTC ; ASSUME MENU STARTS IN CASSETT
0094 00023 3090 LD A,(HL) ; GET FIRST CASSETTE BYTE
0095 00024 3091 INC HL
0096 00025 3092 CP 55H ; IS SENTINEL THERE?
0097 00026 3093 JR Z,PWRUP1-$ ; YEP - JUMP
0098 00027 3094 LD HL,GUNLNK ; WRONG - USE ONBOARD ONLY
0099 00028 3095 PWRUP1: SYSTEM MENU ; DISPLAY THE MENU

3097 ; NAME: DISPLAY MENU AND BRANCH ON CHOICE
3098 ; INPUT: HL = MENU LIST
3099 ; DE = MENU TITLE
3100 ; OUTPUT: DE = TITLE OF SELECTION MADE
3101 ; DESCRIPTION:
3102 ; THE MENU LIST IS A LINKED LIST OF THE FOLLOWING F
3103 ; *****
3104 ; * 0 * NEXT ENTRY *
3105 ; * 1 *
3106 ; *****
3107 ; * 2 * STRING ADDRESS *
3108 ; * 3 *
3109 ; *****
3110 ; * 4 * BRANCH TO ADDRESS *
3111 ; * 5 *
3112 ; *****
3113 ; THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
3114 ; A MAXIMUM OF EIGHT ENTRYS MAY BE DISPLAYED.
0097 00029 3115 MMENU: PUSH HL
0098 00030 3116 PUSH HL
0099 00031 3117 CALL MNCLR ; CLEAR SCREEN AND THROWUP TITL
0100 00032 3118 XYRELL DE,16,12
0101 00033 3119 LD BC,109H ; INITIALIZE ENTRY # AND COLOR
0102 00034 3120 MMENU1: POP IX ; FIRST ENTRY TO IX
0103 00035 3121 LD A,B ; SELECTION NUMBER TO A
0104 00036 3122 ADD A,'0' ; MAKE IT ASCII
0105 00037 3123 SYSTEM CHRDIS ; AND SHOW IT
0106 00038 3124 LD A,'-' ; DISPLAY DASH
0107 00039 3125 SYSTEM CHRDIS
0108 00040 3126 LD H,(IX+MNSAH) ; HL = STRING ADDRESS
0109 00041 3127 LD L,(IX+MNSAL)
0110 00042 3128 SYSTEM STRDIS ; DISPLAY SELECTION
0111 00043 3129 LD A,B
0112 00044 3130 ADD A,D ; TO NEXT LINE
0113 00045 3131 LD D,A
0114 00046 3132 LD E,16
0115 00047 3133 INC B ; BUMP ENTRY #
0116 00048 3134 LD H,(IX+MNNH) ; HL = NEXT ENTRY ADDR
0117 00049 3135 LD L,(IX+MNNL)
0118 00050 3136 PUSH HL
0119 00051 3137 LD A,H
0120 00052 3138 OR L
0121 00053 3139 JR NZ,MMENU1-$ ; NO - JUMP BACK
0122 00054 3140 ; AT THIS POINT HL = 0, (SP) = 0

```

```

0007 89      3141      ADD HL, SP      ; HL = STACK POINTER
0008 05      3142      MNENU5: PUSH BC
0009 010101  3143      LD BC, 0101H
000C        3144      XYRELL DE, 16, 77 ; FEEDBACK ADDRESS
000F        3145      SYSTEM GETNUM ; GET NUMBA
00D1 01      3146      POP BC
00D2 7E      3147      LD A, (HL)    ; HOW DOES SHE LOOK?
00D3 A7      3148      AND A         ; ZERO ENTERED?
00D4 2803    3149      JR Z, MNENU5-$ ; JUMP IF SO
00D6 B8      3150      CP B         ; IN RANGE?
00D7 280A    3151      JR C, MNENU6-$ ; JUMP IF SO
00D9 280E    3152      MNENU5: LD A, '?' ; DUD ENTRY - SHOW ?
00DB        3153      SYSTEM CHRDIS
00DD 2810    3154      JR MNENU3-$  ; GO BACK FOR NEXT TRY
00DE 2811    3155      MNENU6: POP HL ; THROW OUT ENTRY AREA
00E0 2812    3156      POP DE      ; RESTORE HEAD OF MENU LIST
00E1 2813    3157      LD B, A     ; NUMBER ENTERED TO B
00E2 2814    3158      MNENU7: EX DE, HL ; HL = ENTRY PTR
00E3 2815    3159      LD E, (HL) ; DE = NEXT
00E4 2816    3160      INC HL
00E5 2817    3161      LD D, (HL)
00E6 2818    3162      DJNZ MNENU7-$ ; COUNT DOWN TO ENTRY
00E7 2819    3163      INC HL
00E8 281A    3164      LD E, (HL) ; STRING TO DE
00E9 281B    3165      INC HL
00EA 281C    3166      LD D, (HL)
00EB 281D    3167      INC HL
00EC 281E    3168      LD C, (HL) ; GO TO ADDRESS TO BC
00ED 281F    3169      INC HL
00EE 2820    3170      LD B, (HL)
00EF 2821    3171      POP HL     ; HL = RETURN TO PLACE
00F0 2822    3172      POP AF    ; THROW OUT OLD PC
00F1 2823    3173      PUSH BC   ; PUT NEW PC ON STACK
00F2 2824    3174      PUSH HL  ; AND PUT BACK DUMMY RETURN
00F4 282604 3175      FINDL3: LD (IY+CBE), E ; PASS BACK TITLE ADDRESS
00F7 282705 3176      LD (IY+CBD), D
00FA 2828    3177      RET      ; AND GO BACK

3179 ; NAME: GET PARAMETER
3180 ; PURPOSE: INPUT OF PROGRAM OPTIONS
3181 ; INPUT: A = NUMBER OF DIGITS
3182 ; BC = PROMPT STRING ADDRESS
3183 ; DE = FRAME TITLE ADDRESS
3184 ; HL = PARAMETER ADDRESS
3185 ; DESCRIPTION:
3186 ; THIS ROUTINE ASKS THE USER TO ENTER A NUMBER
3187 ; FIRST A MENU FRAME IS CREATED, USING THE STRING
3188 ; POINTED AT BY DE AS A TITLE. THE STRING 'ENTER'
3189 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING.
3190 ; GETNUM IS THEN CALLED TO INPUT THE NUMBER. FEEDBACK
3191 ; IS PROVIDED IN DOUBLE SIZED CHARACTERS.
3192 ; NOTE: ** THIS ROUTINE USES TWO SYSTEM LEVELS AND THE AL
00FB 2829    3193      NGETP: PUSH AF ; SAVE NUMBER OF DIGITS
00FC 282A    3194      PUSH HL
00FD 282B    3195      PUSH BC
00FE 0D190D 3196      CALL MNCLR
0D01 282C    3197      SYSSUK STRDIS ; DISPLAY 'ENTER'
0D03 08      3198      DEFB 8
0D04 20      3199      DEFB 32,
0D05 09      3200      DEFB 1001B
0D06 B70D    3201      DEFW ENTSTG
0D08 E1      3202      POP HL
0D09 282E    3203      SYSTEM STRDIS ; DISPLAY WHAT TO ENTER
0D0B E1      3204      POP HL
0D0C F1      3205      POP AF
0D0D 47      3206      LD B, A
0D0E 282F    3207      SET 6, C ; SET LARGE CHARS
0D10 2830    3208      XYRELL DE, 48, 48 ; LOAD FEEDBACK ADDRESS
0D13 2831    3209      SYSTEM GETNUM ; GET NUMBER
0D15 2832    3210      SYSSUK PAWS ; LET USER READ IT
0D17 0C      3211      DEFB 15
0D18 00      3212      RET
3213 ; SUBROUTINE TO CLEAR SCREEN FOR MENU AND THROWUP TITLE
0D19 05      3214      MNCLR: PUSH DE

```

```

0010 3215 SYSSUK FILL
0011 0010 3216 DEFW NORMEM
001F 0001 3217 DEFW 11*BYTEPL
0020 00 3218 DEFB 0
0021 3219 SYSSUK FILL
0023 0011 3220 DEFW NORMEM+(11*BYTEPL)
0025 400D 3221 DEFW (NOLINE-11)*BYTEPL
0027 50 3222 DEFB 55H
0028 01 3223 POP HL
0029 3224 XYRELL DE,24.0 ; TITLE
0030 0011 3225 LD C,0100B
003E 3226 SYSTEM STRDIS
0030 00 3227 RET

3229 ; NAME: GET NUMBER
3230 ; INPUT: B = DISNUM OPTIONS
3231 ; C = CHRDIS OPTIONS FOR FEEDBACK
3232 ; DE = COORDINATES OF FEEDBACK AREA
3233 ; HL = ADDRESS OF WHERE TO STASH NUMBER
3234 ; DESCRIPTION: THIS ROUTINE CAN INPUT A NUMBER FROM
3235 ; EITHER THE KEYBOARD OR THE HAND CONTROL. KEYBOAR
3236 ; ENTRY PROCEEDS CONVENTIONALLY. GETNUM EXITS
3237 ; WHEN THE EQUALS KEY IS PRESSED OR THE REQUIRED NU
3238 ; OF DIGITS IS ENTERED
3239 ; PLAYER ONE HAND CONTROL MAY ALSO BE USED
3240 ; ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRI
3241 ; THEN ROTATE THE POT UNTIL THE NUMBER YOU WISH TO
3242 ; ENTER IS SHOWN IN THE FEEDBACK AREA. PULL THE TR
3243 ; AGAIN TO REGISTER THE ENTRY. IF DURING THIS PROC
3244 ; THE KEYBOARD IS USED - KEYBOARD INPUT WILL OVERRI
3245 ; THIS IS DONE TO PREVENT SOME BIMBO FROM CONFUSING
3246 ; LARRY LESKE.
0031 00 3247 MGETN: EXX
0032 00920D 3248 CALL CLRNUM ; CLEAR THE NUMBER
0035 4F 3249 LD C,A ; SET ZERO DIGITS IN - POT ENAB
0036 0D7E07 3250 MGETN1: LD A,(IY+CBB) ; ENTRY COMPLETE?
0039 A9 3251 XOR C
003A F60F 3252 AND 3FH
003C 00 3253 RET Z ; QUIT IF SO
003D 21860D 3254 LD HL,MGETN1
0040 05 3255 PUSH HL
0041 3256 SYSTEM RANGED ; RANDOMIZE WHILE WE WAIT
0043 3257 SYSSUK SENTRY
0045 0000 3258 DEFW NUMBAS
0047 3259 SYSSUK DOIT
0048 100D 3260 DEFW GNUMDO
004B 00 3261 RET ; NOTHIN - LOOP ON SENTRY
004C 3262 GNUMDO: JMP SKYD,MGETN6
004E 3263 JMP STO,MGETN2
0050 3264 JMP SPO,MGETN3
3265 ; ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR, SO WE U
3266 ; TRIGGER ROUTINE
0051 0050 3267 MGETN2: BIT 4,B ; 0-1 TRANS?
0052 00 3268 RET Z ; NO - IGNORE
0053 00 3269 LD A,C
0054 00 3270 INC A ; ARE WE ALREADY IN POT MODE?
0055 0036 3271 JR Z,MGETN9-$ ; YEP - JUMP TO EXIT
0056 0079 3272 BIT 7,C ; POT LEGAL?
0058 00 3273 RET NZ ; NO - IGNORE
0059 00FF 3274 LD C,OFFH ; SET POT FLAG
3275 ; POT ROUTINE
0060 00 3276 MGETN3: LD A,C ; QUIT IF NOT IN POT MODE
0061 00 3277 INC A
0062 00 3278 RET NZ
3279 ; HOW MANY DIGITS?
0063 00 3280 EXX ; TO NORMAL SET
0064 00 3281 LD A,B ; SNATCH DIGITS
0065 00 3282 EXX
0066 0001 3283 CP 1 ; 1 PRAY TELL?
0067 0000 3284 LD B,10
0068 0000 3285 JR Z,MGETN4-$ ; JUMP IF GOOD GUESS
0069 0000 3286 LD B,100 ; WRONG!
006A 0000 3287 MGETN4: IN A,(POT0) ; GET CURRENT POT VALUE
006B 0000 3288 LD D,A ; RANGE IT

```

```

0070 0000 3289 XOR A
0071 0000 3290 LD E, A
0072 0000 3291 LD H, A
0073 0000 3292 MGETN5: ADD HL, DE
0074 0000 3293 ADC A, 0 ; ADD EVERY CARRY TO AC
0075 0000 3294 DAA
0076 0000 3295 DJNZ MGETN5-$
0077 0000 3296 EXX ; BACK TO NORMAL SET
0078 0000 3297 LD (HL), A
0079 0000 3298 JR MGETN8-$
007A 0000 3299 ; KEYBOARD ROUTINE
007B 0000 3300 MGETN6: INC C ; POT MODE?
007C 0000 3301 JR NZ, MGETN7-$ ; JUMP IF NOT
007D 0000 3302 CALL CLRNUM
007E 0000 3303 INC C ; SET ONE DIGIT SO FAR
007F 0000 3304 MGETN7: SET 7, C ; SET POT LOCKOUT
0080 0000 3305 SYSTEM KCTASC
0081 0000 3306 CP '=' ; EQUALS TYPED?
0082 0000 3307 JR Z, MGETN9-$ ; QUIT IF EQUALS
0083 0000 3308 AND 0FH
0084 0000 3309 EXX
0085 0000 3310 SYSTEM SHIFU ; SHIFT DIGIT UP
0086 0000 3311 MGETN8: PUSH DE
0087 0000 3312 SYSTEM DISNUM
0088 0000 3313 ; ENTER HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETURN
0089 0000 3314 MGETN9: POP DE
0090 0000 3315 EXX ; BACK TO NORMAL
0091 0000 3316 RET

3318 ; SUBROUTINE TO CLEAR NUMBER
0092 0000 3319 CLRNUM: PUSH BC
0093 0000 3320 EXX ; TO NORMAL SET
0094 0000 3321 PUSH HL
0095 0000 3322 LD A, B
0096 0000 3323 INC A
0097 0000 3324 AND 3EH
0098 0000 3325 RRA ; LIEU HARP MEMORIAL PATCH#2
0099 0000 3326 EXX ; BACK TO ALTERNATE SET
009A 0000 3327 LD C, A
009B 0000 3328 XOR A
009C 0000 3329 LD B, A
009D 0000 3330 POP DE
009E 0000 3331 SYSTEM FILL
009F 0000 3332 POP BC
00A0 0000 3333 RET

3335 ; NAME: SHIFT UP
3336 ; INPUT: A = DATA TO SHIFT UP
3337 ; B = SIZE IN DIGITS
3338 ; HL = AREA TO SHIFT ADDRESS
00A1 0000 3339 MSHFTU: PUSH AF
00A2 0000 3340 LD A, B
00A3 0000 3341 INC A
00A4 0000 3342 AND 3EH
00A5 0000 3343 LD B, A
00A6 0000 3344 POP AF
00A7 0000 3345 SHFTU1: RLD
00A8 0000 3346 INC HL
00A9 0000 3347 DJNZ SHFTU1-$
00AA 0000 3348 RET

00B7 0000 5445 3350 ENTSTG: DEFB 'ENTER '
00B8 0000 3351 DEFB 0
00B9 0000 3352 UNL: DEFW CALCL
00BA 0000 3353 DEFW FNCH
00BB 0000 3354 DEFW CMSTRT ; CHECKMATE START
00BC 0000 3355 SCBL: DEFW 0
00BD 0000 3356 DEFW PNSCB
00BE 0000 3357 DEFW SCBST
00BF 0000 3358 PNGF: DEFW 'GUNFIGHT'

```

```

OFFD 00 3359 DEFB 0
OFFD 4 344543 3360 FNCD: DEFM 'CHECKMATE'
OFFD 00 3361 DEFB 0
OFFD 4 3414043 3362 FNCLC: DEFM 'CALCULATOR'
OFFD 00 3363 DEFB 0
OFFD 33435249 3364 FNCSB: DEFM 'SCRIBBLING'
OFFD 00 3365 DEFB 0
OFFD 33454045 3366 GAMSTR: DEFM 'SELECT GAME'
OFFD 00 3367 DEFB 67H
OFFD 00 3368 DEFB 8
OFFD 00 3369 DEFB 88
OFFD 00 3370 DEFB 1101B
OFFD 3413970 3371 DEFM '(C) BALLY MFG 1978'
OFFD 00 3372 DEFB 0
OFFD 00 3373 END
    
```

TOTAL TRANSLATION ERRORS = 0

CHECK  
 ERROR  
 COUNT

**What is claimed is:**

1. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, each picture element being defined as a line segment of a horizontal line on the display, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
- first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
- video processing means operatively coupled to the processor for receiving therefrom both said picture element signals and said control signals, said control signals activating the video processing means for transforming a group of picture element signals to produce a transformed group of picture element signals so that a symbol as displayed on the display corresponding to the transformed group of picture element signals is different than a symbol as displayed on the display corresponding to the original group of picture element signals; and
- transfer means for transferring picture element signals from the video processing means to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals, said transfer means for transferring the transformed group of picture element signals from the video processing means to the display mem-

ory without processing the transformed group of picture element signals with the processor.

2. The system of claim 1 further comprising third addressing means for addressing the display memory under the direction of the processor reading memory data signals stored therein in selective storage locations and transferring said memory data signals to the video processing means.

3. The system of claim 2 wherein the video processing means includes means for performing a logical OR function with picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.

4. The system of claim 3 wherein the video processing means includes means for performing an exclusive-OR function with the picture element signals from the processor and the picture element signals corresponding to memory data signals stored in the display memory.

5. The system of claim 4 wherein the OR means and the exclusive-OR means comprise a programmed logic array having a plurality of input lines operatively connected to the processor for receiving control signals therefrom, a plurality of input lines operatively connected to the processor for receiving picture element signals therefrom, a plurality of input lines operatively connected to the display memory for receiving picture element signals therefrom and, a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, and a plurality of OR gates having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory so that picture element signals from the processor can be ORed or exclusive-ORed with picture element signals from the display memory in response to control signals from the processor.

6. The system of claim 5 wherein the video processing means further comprises a register for storing control signals representative of whether the OR or exclusive-OR function are to be performed, the register having outputs operatively connected to the input lines of the programmed logic array for receiving control signals.

7. The system of claim 2 wherein the video processing means includes means for performing a logical exclusive-OR function with the picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.

8. The system of claim 1 wherein the video processing means includes means for rotating the picture element signals of a group of picture element signals relative to each other to produce rotated picture element signals, whereby the picture elements represented by the rotated picture element signals are displayed rotated relative to each other.

9. The system of claim 8 wherein the group of picture element signals is represented by a sequence of picture element signals transmitted by the processor, the rotating means comprising a shift register for storing the sequence of picture element signals, a programmed logic array having a plurality of input lines connected to outputs of the shift register and a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array, and outputs operatively connected to the display memory, the rotating means further comprising means operatively connected to the gates of the transistor switches for selectively activating the transistor switches to produce a sequence of rotated picture element signals at the outputs of the transistor switches such that the picture element signals represented thereby appear rotated relative to the picture elements represented by the sequence of picture element signals transmitted by the processor.

10. The system of claim 9 wherein the processor has means for addressing the display memory to store a sequence of memory data signals which correspond to rotated picture element signals, the means for selectively activating the transistor switches comprising a second programmed logic array having a second plurality of output lines selectively connected to the gates of the transistor switches, an input line operatively connected to the processor for receiving control signals therefrom, a second plurality of input lines, and a plurality of pull-down transistors selectively coupling the second input lines of the second programmed logic array to the second output lines of the second programmed logic array, the activating means further comprising a counter for counting an address by the processor of the display memory, an output of the counter being selectively connected to the second plurality of input lines of the second programmed logic array so that with an address of the display memory by the processor a selected group of picture element signals stored in the shift register is conducted through the transistor switches whereby memory data signals corresponding thereto are stored in the display memory.

11. The system of claim 10 wherein the video processing means comprises a register operatively connected to the processor for storing control signals which represents whether a group of picture element signals of the processor are to be rotated, the register having an output operatively connected to the input line of the second programmed logic array for transmitting control signals thereto.

12. The system of claim 1 wherein the picture elements are displayed in horizontal lines, the video pro-

cessing means further having a line register operatively connected to the processor for storage of control signals representing a particular element line, a line counter operatively connected to the first addressing means for generating line counter signals corresponding to the horizontal line of picture elements being read by the first addressing means, means for comparing the control signals from the line register and the line counter signals and for supplying a first comparing signal when the signals have a predetermined relationship, and interrupt means for providing an interrupt signal to the processor in response to the first comparing signal.

13. The system of claim 12 wherein the video processing means further has a position register operatively connected to the processor for storage of control signals representing a picture element position, a position counter operatively connected to the first addressing means for generating position counter signals corresponding to the vertical position of the picture element corresponding to the storage location of the display being read by the first addressing means, means for comparing the control signals from the position register and the position counter signals, and for supplying a second comparing means signal when the signals have a predetermined relationship, the interrupt means also being responsive to the second comparing means signal to supply an interrupt signal to the processor, the interrupt means further having means for supplying condition indicating signals indicative of alternative conditions including the occurrence of a light pen signal and the occurrence of the first or second comparing means signals, the processor being responsive to an interrupt signal to input the condition indicating signals and also being responsive to condition indicating signals indicative of a light pen signal to input the line counter and position counter signals.

14. The system of claim 13 wherein the control signals from the processor include interrupt means enable signals, the interrupt means of the video processing means further having a second register for storage of interrupt means enable signals, the interrupt means being responsive to the interrupt means enable signals so that the interrupt means is responsive to the light pen signal and the first and second comparing means signals only when enabled.

15. The system of claim 13 wherein the control signals include interrupt means mode signals indicating alternative modes of operation including a first mode and a second mode, the processor having means for supplying an interrupt acknowledge signal in response to an interrupt signal and means for executing a sequence of instructions, the interrupt means further having a second register for storage of the interrupt means mode signals and means for controlling the duration of the interrupt signal in response to the interrupt means mode signal and an interrupt acknowledge signal so that the interrupt signal is stopped if the interrupt signal is not acknowledged by the next instruction in the first mode and the interrupt signal continues in the second mode.

16. The system of claim 1 wherein the video processing means includes means for shifting the picture element signals of a group of picture element signals relative to each other to produce shifted picture element signals, whereby the picture elements represented by the shifted picture element signals are displayed shifted relative to each other.

17. The system of claim 16 wherein the shifting means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines operatively connected to the display memory for supplying picture element signals thereto, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a second plurality of input lines operatively connected to the processor for receiving control signals therefrom, and a plurality of pull-down transistors selectively coupling the second plurality of input lines to the output lines so that the picture element signals on the output lines can be shifted in relation to the picture element signals on the input lines in response to the control signals from the processor.

18. The system of claim 17 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represent the amount of shifting to be performed, the register having outputs connected to the input lines of the programmed logic array for applying the control signals thereto.

19. The system of claim 1 wherein the video processing means includes means for interchanging the picture element signals of a group of picture element signals relative to each other to produce interchanged picture element signals, whereby the picture elements represented by the interchanged picture element signals are displayed interchanged relative to each other.

20. The system of claim 19 wherein the interchanging means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines for picture element signals, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory, said programmed logic array also having an input line operatively coupled to the processor for receiving the control signals therefrom and selectively coupled to the gates of the transistor switches so that picture element signals can be interchanged relative to the picture element signals on the input lines in response to the control signals from the processor.

21. The system of claim 20 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represents whether the picture element signals are to be interchanged, the register having an output connected to the input lines of the programmed logic array for the control signals.

22. The system of claim 1 further comprising player operated means including input elements adapted to be operated by a player, and signal means actuated by the input elements for enabling interaction of the player with the symbols on the screen, the player operated means operatively connected to the processor to transfer input signals thereto.

23. The system of claim 22 wherein the processor comprises means for performing calculations based on the input signals, said processor containing means for generating groups of picture element signals indicative of the input signals and said calculations, whereby said groups of picture element signals are transferred to

update the display memory so that symbols indicative of said picture element signals are provided on said display.

24. The system of claim 1 wherein said display has a screen on which the picture elements are presented and each picture element displayed has a horizontal and vertical position, the system further comprising a light pen for positioning adjacent to the screen and for supplying a signal when a select picture element in physical proximity to the light pen is presented, the video processing means further having horizontal and vertical picture element position counters for generating signals corresponding to the horizontal and vertical positions of the select picture element, and interrupt means responsive to the light pen signal to supply an interrupt signal to the processor, the processor being responsive to the interrupt signal to input the horizontal and vertical position signals whereby the horizontal and vertical position of the picture element in physical proximity to the light pen may be input to the processor.

25. The system of claim 24 wherein the interrupt means of the video processor further has a horizontal feedback register for latching up the horizontal position signals of the horizontal position counter in response to a signal, a vertical feedback register for latching up the vertical position signals of the vertical position counter in response to a signal, and means for providing a signal to the vertical and horizontal feedback registers in response to the light pen signal so that signals corresponding to the horizontal and vertical position of the select picture element in physical proximity to the light pen may be latched up in the horizontal and vertical feedback registers and the processor may input the horizontal and vertical position signals latched up in the horizontal and vertical feedback registers in response to the interrupt signal.

26. The system of claim 1 wherein a plurality of digital picture element signals represent each picture element, the video processing means further comprising means for selectively performing a plurality of transformations to the picture element signals in response to the control signals for each digital picture element signal of the plurality of picture element signals to produce transformed picture element signals representative of transformed picture elements.

27. The system of claim 1 wherein a picture element is represented by a first and second memory data signal each comprising a bit of digital data, the processor having means for supplying a plurality of memory data signals at a time representing a plurality of picture elements, and the video processing means comprising means for performing a plurality of transformations to the first of each picture element represented by the plurality of digital data bits and a second means for performing a plurality of transformations to the second bit of each picture element.

28. The system of claim 1 wherein the video processing means comprises a register operatively connected to the processor for storage of the control signals identifying a particular transformation to be performed.

29. The system of claim 1 wherein the video processing means includes a programmed logic array having a plurality of inputs operatively connected to the processor and a plurality of outputs operatively connected to the display memory for modifying the group of picture element signals in response to the control signals.

30. The system of claim 1 wherein the memory data signals stored in the display memory are encoded at a

first level identifying bits of a register within the system, the video processing means including means for decoding the picture element signals corresponding to said memory data signals to signals representative of picture elements at a second level, the decoding means comprising a register having a plurality of bits for providing digital signals from the register bits representative of picture elements at the second level in response to the picture element signals identifying particular register bits.

**31.** The system of claim 1 further comprising second addressing means for addressing the display memory, under the direction of the processor, reading memory data signals stored therein in selective storage locations, and transmitting said memory data signals from the display memory to the processor.

**32.** A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;  
 a processor containing means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals, said control signals including background data signals representative of background picture elements;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

background signal means having a register operatively coupled to the processor for receiving therefrom background data signals for storage therein, and operatively connected to the first addressing means for supplying the background data signal thereto, the background signal means including selector means operatively coupled to the first addressing means and the register for substituting the background data signals stored in the register for memory data signals when the first addressing means addresses select storage locations of the display memory whereby the first addressing means supplies the display signal to the display representative of the background data signal when the first addressing means addresses the select memory locations of the display memory.

**33.** The system of claim 32 wherein the picture elements are presented in lines of picture elements by said display, the background signal means having a line

counter operatively connected to the first addressing means for storage of a line counter signal indicating the number of the picture element line being presented, a line register for storing a line register signal indicative of a line number and comparing means operatively connected to the line counter and the line register for comparing the line register signal stored in the line register with the line counter signal indicated by the line counter, the selector means being responsive to the comparing means to select between the background data signals stored in the background register and the background data signals in the display memory in accordance with the comparison.

**34.** The system of claim 32 wherein the picture elements are presented in horizontal lines wherein each picture element has a horizontal position, the video processing means having a counter for indicating the horizontal position of the picture element being displayed, and the selector means being responsive to said horizontal position counter to select between the memory data signals stored in the background register and the memory data signals stored in the display memory in accordance with the horizontal position of the picture elements being displayed.

**35.** The system of claim 32 further comprising second addressing means for addressing the display memory under the direction of the processor, reading selective memory data stored therein, and transmitting said selective memory data signals from the display memory to the processor.

**36.** A variable interrupt system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;

a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

variable interrupt means operatively connected to the processor for receiving therefrom a control signal representative of a particular row of picture elements on the display, the variable interrupt means generat-



**301**

**4,301,503**

**302**

ing an interrupt signal for transmission to the processor when the first addressing means addresses predetermined memory locations of the display memory

which correspond to the particular row of picture elements.

\* \* \* \* \*

5

10

15

20

25

30

35

40

45

50

55

60

65