## Exhibit 1006

[54] HOME COMPUTER AND GAME APPARATUS
[75] Inventor: Jeffrey E. Frederiksen, Arlington Heights, Ill.
[73] Assignee: Bally Manufacturing Corporation, Chicago, Ill.
[21] Appl. No.: 910,964
[22] Filed: May 30, 1978

## Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 812,662, Jul. 5, 1977, which is a continuation of Ser. No. 635,406, Nov. 26, 1975, abandoned.
[51] Int. Cl. ${ }^{3}$
G06F 3/153
[52] U.S. Cl. 364/200
[58] Field of Search ... 364/200 MS File, 900 MS File, 364/410, 705 ; $273 / 85$ R, 85 G, 101.1, 101.2, 102.2 R, DIG. 28; 340/720, 723, 724, 725; $358 / 900$

## References Cited

U.S. PATENT DOCUMENTS

| 2,847,661 | 8/1958 | Althouse |
| :---: | :---: | :---: |
| 3,017,625 | 1/1962 | Evans et al. |
| 3,046,676 | 7/1962 | Hermann et al. |
| 3,122,607 | 2/1964 | Balding |
| 3,135,815 | 6/1964 | Spiegel |
| 3,345,458 | 10/1967 | Cole et al. |
| 3,388,391 | 6/1968 | Clark |
| 3,422,420 | 1/1969 | Clark |
| 3,435,136 | 3/1969 | Bachmann et al. |
| 3,462,639 | 8/1969 | French |
| 3,497,760 | 2/1970 | Kiesling |
| 3,577,130 | 5/1971 | Rice et al. ........................ 364/900 |
| 4.116,444 | 9/1978 | Mayer et al. ........... 273/DIG. 28 X |
| 4,142,180 | 2/1979 | Burson ......................... 340/724 X |
| 4,177,462 | 12/1979 | Chufing .......................... 340/723 X |

"II Cybernetic Frontiers" Brand, Random House, 1974, pp. 54-60.
"Space War", Kuhfeld, Analog Science Fiction/Science Fact, pp. 67-79.

Gun Fight Computer Service Manual for the Midway 8080 Microprocessor Game Series, 1976.
Standardized Test Procedure for Midway's Processor Boards, Jul., 1976.
Marcus, A., "A Prototype Computerized Page-Design System", Visible Language, vol. 5, Summer, 1971.
Noll, A. M., "A Computer Technique for Displaying n-Dimensional Hyper-Objects", Comm. of the ACM, vol. 10, 8/67.
Kolb, E. R., "Computer Printing Forecast for the '70's', Datamation, 12/1/70.
Andersson, P. L., "Phototypesetting-A Quiet Revolution", Datamation, 12/1/70.
Bonsiepe, G., "A Method of Quantifying Order in Typographic Design", The Journ. of Typographic Research, 7/68.
Sutherland, I. E. et al., "A Characterization of Ten Hidden-Surface Algorithms", Computing Surveys, vol. 6, 3/74.
Bell Lab Record, vol. 47, 5 \& 6/69.
Newell, M. E. et al., "A Solution to the Hidden Surface Problem", Proceedings of ACM Nat. Conf., 1972.
Gelernter, H. L. et al., "An Advanced Com-puter-Based Nuclear Physics Data Acquisition System", Nuclear Instruments and Methods, 9/67.
Knowlton, K. C., "A Comp. Technique for Providing Animated Movies", Proceedings AFIPS, 1964, SJCC, vol. 25.
Ophir, D. et al., "Brad: The Brookhaven Raster Display", Comm. of the ACM, vol. 11, 6/68.
Mermelstein, P., "Comp.-Generated Spectogram Displays for On-Line Speech Research", IEEE Transactions on Audio and Electroacoustics, 3/71.
Denes, P. B., "Computer Graphics in Color", Bell Lab. Record, vol. 52, 5/74.
Noll, A. M., "Scanned-Display Computer Graphics", Comm. of the ACM, vol. 14, 3/71.
Kajiya, J. T. et al., "A Random-Access Video Frame Buffer", Proc. of the Conf. on Comp. Graphics, Pattern Recognition, and Data Struc., 5/14-16/75.
Denes, P. B., "A Scan-Type Graphics System for Interactive Computing", Proc. of Conf. on Comp. Graphics, Pattern Recog., and Data Struc., 5/14-16/75.
Primary Examiner-Gareth D. Shaw Assistant Examiner-Thomas M. Heckler

Attorney, Agent, or Firm-Fitch, Even, Tabin, Flannery \& Welsh

## [57] ABSTRACT

A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the com-
puter system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.

## 36 Claims, 167 Drawing Figures

U.S. Patent Nov. 17, $1981 \quad$ Sheet 1 of $84 \quad 4,301,503$

U.S. Patent Nov. 17, $1981 \quad$ Sheet 2 of $84 \quad 4,301,503$



## Aig. 6



| $P 3$ | $P 2$ | $P 1$ | $P O$ | $P 7$ | $P 6$ | $P 5$ | $P 4$ | $P 11$ | $P 10$ | $P 9$ | $P 8$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | $P 3$ | $P 2$ | $P 1$ | $P 0$ | $P 7$ | $P 6$ | $P 5$ | $P 4$ | $P 11$ | $P 10$ | $P 9$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | $P 3$ | $P 2$ | $P 1$ | $P 0$ | $P 7$ | $P 6$ | $P 5$ | $P 4$ | $P I I$ | $P 10$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | $P 3$ | $P 2$ | $P 1$ | $P 0$ | $P 7$ | $P 6$ | $P 5$ | $P 4$ | $P 11$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SHIFT 3 |  |  |  |  |  |  |  |  |  |  |  |


| $P O$ | $P 1$ | $P 2$ | $P 3$ | $P 4$ | $P 5$ | $P 6$ | $P 7$ | $P 8$ | $P 9$ | $P 10$ | $P 11$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FLOPPED |  |  |  |  |  |  |  |  |  |  |  |

## 3ig. 8.

| PORT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 1 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

IOH |  |  |  | TRIG | RIGHT | LEFT | DOWN | UP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

IIH |  |  |  | TRIG | RIGHT | LEFT | DOWN | UP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

12 H


IAH |  |  | $=$ | + | - | $x$ | $\div$ | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



KEYPAD


PLAYER I

IDH


PLAYER 2

IEH


PLAYER 3

IFH $\underset{\sim}{\stackrel{1}{1}}$|  | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | PLAYER 4



## U.S. Patent Nov. 17, $1981 \quad$ Sheet 5 of $84 \quad 4,301,503$




Big. 10 B.


MXDO-MXD7

MXDO - M $\quad$ XD7 66
$66 a \quad 273-\frac{\text { TRI-STATE BUFFFR }}{}-$

3ig. 12 A


Big. 12B.


3 3ig. 120.
sig. 12E.


## U.S. Patent Nov. 17, 1981 <br> Sheet 16 of 84 <br> 4,301,503




$\overline{\text { WAIT }}$

sig. 12 F
sig. 126.

$\overline{\text { IORQ }}$


MC1

$\overline{\text { WAIT }}$




```
U.S. Patent Nov. 17, 1981 Sheet 19 of \(84 \quad 4,301,503\)
```



Ring. 130.


Sig. 13E.

Aig. 13F.

U.S. Patent Nov. 17, 1981 Sheet 23 of 84 4,301,503



3ig. 131



## gig. $13 k$




4,301,503



sig. 13 .




2ig. $13 R$





gig. 13x.


U.S. Patent Nov. 17, $1981 \quad$ Sheet 42 of $84 \quad 4,301,503$

3ig. $13 z$.


sig. 13 cc .



U.S. Patent Nov. 17, $1981 \quad$ Sheet 48 of $84 \quad 4,301,503$


7ig. 26.


Hig. 78




3ig. 38.



Aig. 20


3ig. 21

rig. 19.



## U.S. Patent Nov. 17, 1981



HORIZ. DR $\qquad$ $\sqrt{ }$

VERT DR



RAS


Sig. 33

VERT BLANK
Fig. 42







U.S. Patent Nov. 17, 1981 Sheet 61 of 84 4,301,503






3ig. 78.





3 ig. 68


3ig. 69.

U.S. Patent Nov. 17, $1981 \quad$ Sheet 68 of $84 \quad 4,301,503$





U.S. Patent Nov. 17, $1981 \quad$ Sheet 73 of $84 \quad 4,301,503$




## U.S. Patent Nov. 17, $1981 \quad$ Sheet 76 of $84 \quad 4,301,503$

sig. 738.

2ig. 736.
2ig. 73H.



U.S. Patent Nov. 17, $1981 \quad$ Sheet 81 of $84 \quad 4,301,503$




sig. 18.


2ig.99.


3ig. 79


3ig. 91.

gig. 94

rig. 76 .

## HOME COMPUTER AND GAME APPARATUS

This application is a continuation-in-part of co-pending application Ser. No. 812,662, filed July 5, 1977, which is a streamline continuation of co-pending application Ser. No. 635,406 filed Nov. 26, 1975, abandoned.
The present invention relates to computers and more particularly to home computers and game apparatus adapted for use with cathode ray tube display apparatus, such as television receivers or monitors.
Video games typically employ a television receiver or monitor (hereinafter often referred to as merely "television") to display the game symbols and figures. Each player usually has a control which may be manipulated to cause the game symbols on the screen to interact in accordance with the rules of the particular game being played, often under the direction of a small computer, or microcomputer. Similarly, the television may be used as a display for a computer used as a calculator.
Each frame of the picture displayed on the television screen is comprised of a plurality of picture elements (pixels) which are rapidly and sequentially displayed in a raster scan of the television screen. One type of video game employs a random-access-memory (RAM) to store digital data representative of each picture element to be displayed on the screen. The digital data stored in the RAM is read synchronously with the raster scanning of the picture elements of the television screen. The digital data is converted to signals suitable for the television receiver or monitor and supplied to the television to define the particular pixels being displayed. A programmed microprocessor (a type of computer) may be used to update or modify the data stored in the RAM and hence modify the picture displayed on the television screen in response to signals transmitted from the player controls, in accordance with the microprocessor program.

It is an object of the present invention to provide an improved computer particularly adapted for home use and having the capability of performing various game functions as well as normal computer and calculating functions. It is a further object to provide such a computer that is economical to manufacture. It is a still further object to provide such a computer adapted for 45 use with interchangeable program storage devices.

These and other objects of the invention are more particularly set forth in the following detailed description and in the accompanying drawings of which:

FIG. 1 is a perspective view of a specific embodiment 50 of the present invention;

FIG. 2 is a block diagram of a computer system of the embodiment of FIG. 1;

FIGS. 3A and 3B are charts illustrating the memory address allocations for low and high resolution alternative modes of operation;

FIGS. 4A and 4B are diagrams illustrating the correspondence between the memory address locations in the display memory with the pixels of the display screen for the low and high resolution modes, respectively;

FIG. 5 is a diagram illustrating the correspondence of color registers $0-7$ with particular display screen areas;

FIG. 6 is a diagram illustrating examples of modifications performed on pixel data;

FIGS. 7A and 7B illustrate further examples of modifications performed on pixel data;
FIG. 8 is a diagram illustrating the particular data that can be read at a plurality of input ports;

FIG. 9 is a block diagram of a microcycler interface employed in the system;

FIGS. 10A, 10B and 10C are a schematic diagram of the interconnections of the integrated circuit chips of the system;

FIGS. 11A-11F are a block diagram of the data chip of the video processor of the system;

FIGS. 12A-12G are timing diagrams of various control signals of the system for various read and write 0 operations;

FIGS. 13A-Z and 13AA-EE illustrate an example of a circuit implementing the block diagram of FIGS. 11A-F;

FIG. 14 is a composite diagram illustrating the rela5 tionship of FIGS. 13A-EE viewed as whole;

FIGS. 15-39 are diagrams showing blocks of FIGS. 13A-EE in greater detail.

FIG. 40 illustrates the pixel data contained in registers of a rotator circuit of the video processor;
FIGS. 41-43 illustrate the relationship among control, clock and synchronization signals of the system;

FIG. 44 is a block diagram of the address chip of the video processor;

FIGS. 45A-J show a more detailed circuit of the 5 address chip;

FIG. 46 illustrates a composite view of FIGS. 45A-J;
FIGS. 47-70 are diagrams showing blocks of FIGS. 45A-J in greater detail;

FIGS. 71A-C are block diagrams of the input/output chip;

FIG. 72 illustrates a circuit for the generation of an input signal;
FIGS. 73A-M show a more detailed circuit of the input/output chip;
FIG. 74 is a composite view of the FIGS. 73A-M; and
FIGS. 75-97 are diagrams showing blocks of FIGS. 73A-M in greater detail.
The preferred embodiments of the present invention are hereinafter described. In general, the system comprises a display for providing discrete picture elements for presentation of movable symbols and a display memory for storage of digital signals representative of picture elements of the display. The system further comprises a computer having a program memory for receiving digital input signals and supplying digital output data signals and other digital output signals representative of picture elements in response to the input signals and program memory. A video processor means is operatively connected to the computer and display memory for selectively performing a plurality of modifications to the picture element output signals from the computer in response to the output data signals and also for transferring the modified picture element signals to the display memory. The video processor means is also operatively connected to the display for supplying signals thereto in response to the digital picture element signals stored in the display memory whereby the picture elements represented therein are displayed.
The system shown in FIG. 1 comprises a computer console 10 having four player-operated control handles $12 a-d$ connected by coiled line cords $14 a-d$, respectively, to the computer console 10. Thus, the console 10 can accommodate up to four players at a time. Each control handle has a trigger switch 16 and a top mounted joy-stick 17 for actuating four directional switches. The joy-stick 17 has a rotatable knob mounted thereon which controls a potentiometer. The console 10
further has a keypad 18 which has a plurality of keys or push-buttons such as indicated at 20 , and a slot 22 for receiving a removable cartridge or cassette 24 containing stored programs. The console 10 further has a cassette eject button 26 for ejecting the cassette whereby the cassette 24 may be easily replaced with a different cassette containing different programs.
A display for presenting movable symbols is shown as a standard color television receiver 28 which is connected to the computer console 10 by a line 30 . The television (TV) has a cathode ray tube screen 32 on which a plurality of movable symbols such as the cowboys 36 and 38 are presented for a "Gunfight" game. The picture presented on the screen 32 is made up of the cowboy symbols 36,38 , and a cactus symbol 40 superimposed on a background each in one or more of a variety of color and intensities and comprises a plurality of discrete picture elements or pixels.

A symbol's action is controlled in part by a control handle. For example, the cowboy 36 may be moved up, down, left, right, up and to the left, up and to the right, etc., by proper movement of the joy-stick 17. The direction of the cowboy's shooting arm may be controlled by rotating the potentiometer control knob of the joy-stick 17 and the gun may be fired by pulling the trigger 16. Should the bullet 41 strike the cowboy 38 , the cowboy 38 will be caused to fall by a computer system contained within the console 10 . In addition, suitable music such as the "Funeral March" will be played by the computer through the television 28.

A schematic block diagram of the computer system of FIG. 1 is shown in FIG. 2 to comprise a display memory for storage of digital signals representative of picture elements of the display (or pixel data) which is shown as a display random-access-memory (RAM) 42. The system further comprises a digital computer 44 which is shown to include a central processing unit (CPU) 46 which may be a microprocessor, for example. The computer 44 has a program memory which includes a system read-only-memory (ROM) 48 and a cassette ROM 24 connected to the CPU 46. The program memory contains instructions to direct the CPU 46 and the symbols and figures stored in digital form for the particular computer functions and games.

The cassette ROM 24 may be easily removed by pressing the ejector button 26 (FIG. 1) and replaced by another cassette in order to change a portion of the program memory. This greatly enhances the flexibility of the system in that a potentially endless variety of games and functions may be performed by the computer console 10 and TV display 28.
The computer 44 is operatively connected to an input/output (I/O) chip 50 and a video processor 52 comprising an address chip 56 and a data chip 54 through a microcycler interface 60 . The control handles $12 a-d$ and the keypad 18 are connected to the I/O chip and provide signals in response to manipulation by the players or operators to the I/O chip 50. The digital computer 44 receives the input signals from the I/O chip 50 in digital form and supplies digital output data signals and digital pixel data signals in response to the input signals and the program memory. The I/O chip 50 has a music processor which provides audio signals in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The data chip 54 of the video processor $\mathbf{5 2}$ selectively performs a plurality of modifications to the pixel data signals from the computer in response to the output data the low resolution mode, the display screen RAM has 4 K bytes; in the high resolution, 16 K bytes.
The CPU can transfer the pixel data of a pattern or figure stored in either the system or cassette ROM to
the display RAM via the video processor. As noted before, the video processor may perform a variety of modifications to the pixel data before it is written into the display RAM. The modifications are performed by what will be called a "function generator" which is located on the data chip 54 of the video processor 52. The modifications are performed by the function generator when the address bit A14 of the address of the data is a 0 . Thus, the address of data to be modified by function generator and written into the display RAM will be less than $2^{14}$ or 3FFF H. Consequently, the address of the data to be modified will be between 0000 H and 3FFF $H$ for the high resolution embodiment and between 0000 H and 0FFF H for the low. However, when the data is written the system actually writes the modified data in the display RAM at locations corresponding to addresses 4000- and 4FFF H for the low resolution model and 4000 H -7FFF H for the high resolution model. The system distinguishes a memory read from ROM addresses 000-1FFF H from a memory write to modified data display RAM addresses 0000-1FFF by circuitry external to the ROM and RAM chips shown in FIGS. 10A and B.
All memory space above 32 K (memory location 8000 H ) is available for expansion. In the low resolution 2 mode, memory addresses $5000-8000 \mathrm{H}$ are also available for expansion.
In the illustrated computer system, two bits of display RAM 42 are used to define a pixel on the screen. Thus, an 8 -bit byte of the display RAM defines 4 pixels on the screen. In the low resolution mode, 40 bytes are used to define a line of data as shown in FIG. 4A. This gives a horizontal resolution of 160 pixels. The vertical resolution is a 102 lines. The areas $\mathbf{6 1 0}$ of the screen defined by the display RAM 42 therefore requires $102 \times 40=4080$ bytes. More of the RAM 42 can be used for scratch pad by blanking the screen before the 102 nd line is displayed as will be described more fully later.
In the high resolution mode, there are 80 bytes or 320 pixels per line as shown in FIG. 4B. The vertical resolution is 204 lines thus requiring 16,320 bytes of display RAM. This leaves 64 bytes of RAM for scratch pad memory.

In both the high and low resolution modes, the first byte of the display RAM 42 (address $\mathbf{4 0 0 0} \mathbf{H}$ ) corresponds to the upper lefthand corner of the area 610 of the display screen 32 defined by the display RAM. The last byte of the first line in the low resolution mode has address $\mathbf{4 0 2 7} \mathrm{H}$ with the last byte of the first line in the high resolution mode having address $404 \mathrm{~F} \mathbf{H}$. In the low resolution mode, the highest display address (4FFF H) corresponds to a byte which corresponds to the lower righthand corner of the screen. Thus, as the RAM addresses increase, the position on the screen associated with the addressed bytes moves in the same directions as the TV scan: from left to right and from top to bottom.

The address chip 56 of the video processor 52 sequentially generates the addresses 4000 H to 4 FFF H ( 7 FFF H for the high resolution mode) as the screen is being scanned so that each byte defining 4 pixels is read in order to supply information necessary to display the corresponding 4 pixels of the picture. The 4 pixels associated with each byte are displayed with Pixel 3 defined by bits 6 and 7 shown on the left displayed first. Thus bits 6 and 7 of byte 4000 H define the pixel in the extreme upper lefthand corner of the screen area corresponding to the display RAM.

As noted earlier, two bits are used to represent each pixel on the screen. These two bits, along with a left/right bit (which will be more fully explained later) map the associated pixel to one of eight different "color" registers 0-7. Thus, two bits from the display memory together with the left/right bit identify or select one of the eight different color registers. If the two bits from the display memory have the binary value 00 , the color register selected will be color register 0 or $\mathbf{4}$ depending upon the left/right bit. Similarly, bits having the binary value 01 select register 1 or 5 depending on the left/right bit, etc.
Each color register is an 8-bit register for storage of output data from the computer. The binary bits in a selected color register define the color and intensity characteristics of the associated pixel to be displayed on the screen. The intensity of the pixel is defined by the three least significant bits of a color register, with 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits. Thus each color register can define 1 of $2^{3}$ intensity levels and 1 of $2^{5}$ different colors. The CPU can change the data stored in the color registers which will cause the colors and intensities of subsequent pixels displayed to also change.

A horizontal color boundary register defines the horizontal position of an imaginary vertical line 64 on the screen 32, referring now to FIG. 5. The boundary line 64 can be positioned between any two adjacent bytes in the low resolution mode. The line is immediately to the left of the byte whose address is sent to the horizontal color boundary register. For example, if the horizontal color boundary is set at 0 by the computer, the line will be just to the left of the byte 0 if it is set to 20 , the line will be between bytes 19 and 20 which corresponds to the center of the screen.
The left/right bit is an additional register identifying signal supplied by the video processor in response to the data stored in the horizontal color boundary register. If a byte is to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to 1 . The left/right bit is set to 0 for pixels associated with a byte to the right of the boundary line 64. Color registers $0-3$ are selected by a left/right bit $=1$, i.e., for the pixels to the right of the boundary line, and registers 4-7 are selected for the pixels to the left of the boundary. Thus, if a byte read from the display RAM 42 has the values 00111000 , and was to the right of the boundary line, for example, the four pixels will be defined by color registers $\mathbf{0}, \mathbf{3}, \mathbf{2}$, and $\mathbf{0}$, respectively. However, if the byte was located to the left of the horizontal color boundary line, the four pixels will be defined by color registers 4, 7, 6, and 4 respectively.

In the high resolution mode, if a value X is sent to the horizontal color boundary register, the boundary line will be between bytes having addresses 2 X and $2 \mathrm{X}-1$ which corresponds to the same position on the screen as the low resolution mode but between different bytes. Thus, for example, if the value 20 is sent, the boundary will be between 39 and 40 , corresponding to the center of the screen. To put the entire screen, including the rightside background, to the left of the boundary line 64, the horizontal color boundary line register should be set to 44.

If just four color registers are used, all the information necessary to generate the color and intensity of a particular picture may be stored utilizing only two bits of storage together with the color registers. However, the left/right bit and eight registers give added flexibil-
ity. The color and intensity pattern of a picture stored in memory may be quickly modified in one step by selective placement of the horizontal color boundary. For example, if the entire screen is to the right of the horizontal color boundary, the colors and intensities of the pixels will be selected from color registers 0-3. One the other hand, placing the entire screen to the left results in the colors and intensities of color registers 4-7 being utilized. In this manner, the colors and intensities of the entire picture may be altered by merely changing the address of the horizontal color boundary.

On most television screens, the area 610 defined by the display RAM will be somewhat smaller than the total screen area. Thus there will generally be extra space on all four sides of the display screen not defined by the display RAM. The color and intensity of this area is defined by a two-bit "background" color register. These two bits along with the left/right bit combine to identify one of the 8 color registers which determines the color and intensity of the particular background area. For example, if the two bits contained in the background color register have the value 00 the color and intensity of the background area to the right of the boundary line 54 will be defined by the color register 0 , with the area to the left defined by the color register 4 , as shown in FIG. 5.

As described earlier, the function generator is enabled to modify pixel data when the data is to be written to a memory address " X " less than $\mathbf{4 0 0 0 \mathrm { H } ( \mathrm { A } 1 4 = 0 )}$ and that a modified form of the data is actually written to memory location $\mathrm{X}+\mathbf{4 0 0 0} \mathrm{H}$ in the display RAM. A register hereinafter called the function generator register determines how the data is modified.

The functions performed on the pixel data are: "expand", "rotate", "shift", "flop", "logical-OR" and "exclusive OR". As many as four of these functions can be used at any one time and any function can be bypassed. However rotate and shift as well as logical-OR and exclusive OR are not done at the same time. The modified pixel data is stored in the display RAM whereby the pixels associated with the pixel data appear similarly modified when displayed.

Referring back briefly to FIG. 2, the microcycler has an 8 -bit data bus 66 connecting the microcycler to the video processor 52 and I/O chip 50. The expand function expands the 8 bits contained on the microcycler data bus into 16 bits where each bit of the 8 bits represents one pixel. In other words, it expands 1 -bit pixel data into 2 -bit pixel data. For example, a 0 on the data bus is expanded into one 2-bit pixel data value and a 1 on the data bus into another 2-bit pixel data value. Accordingly, the pixel data before being expanded is encoded at a first level which can be decoded into pixel data encoded at a second level. Thus, the pixel data on the 8 -bit microcycler data bus is encoded at the first level as 1 -bit pixel data and when expanded, it is encoded into pixel data at the second level, i.e., 2-bit pixel data. In this manner, two-color patterns can be stored in a ROM in half the space.
The generator functions shift, flop and rotate can be thought of as operating on the pixel data as a whole rather than the individual bits of each pixel. Each byte of the display RAM 42 can be though of as four 2-bit locations, each location corresponding to a pixel and storing one of four pixel data values ( $0-3$ ) although the pixels are, of course, actually elements of the picture displayed on the screen. The four pixel data values of the first byte, byte 0 , will be referred to as P0, P1, P2
and P3. P0 is composed of the first two bits (or least significant bits) of the byte.
The shift function shifts the pixel data $\mathbf{0 , 1 , 2}$ or $\mathbf{3}$ pixel locations to the right. FIG. 6 illustrates the effect of the above mentioned shifts upon the 3 bytes. The pixel data values are shifted relative to each other wherein the pixels that are shifted out of one byte are shifted into the next byte with the corresponding pixels on the screen appearing shifted a similar amount when displayed. Zeros are shifted into the first byte of a sequence.

The output of the flop function is a mirror image of its input, the original data. The pixel locations interchange pixel data values relative to each other, i.e., the first and fourth pixel location of each flopped byte exchange pixel data values as to the second and third as shown in FIG. 6. The four pixels associated with the flopped byte will similarly appear flopped relative to each other when displayed on the screen.

The rotate function rotates a four pixel by four pixel block of data $90^{\circ}$ in clockwise direction such that the pixel data values are rotated relative to each other. FIGS. 7A and 7B illustrate an example of rotation. The sixteen pixel data locations correspond to sixteen contiguous pixels displayed on the screen.

The logical OR and exclusive OR functions operate on a byte as 8 bits rather than four 2-bit pixel data. When the OR function is used in writing pixel data to the display RAM, the input pixel data is logical OR-ed with the contents of the display RAM location being accessed. The result of the logical OR is sent to the display RAM at the above location. The exclusive-OR function operates in the same way except that the data is exclusive OR-ed instead of logical OR-ed.

The illustrated system can accommodate up to four player control handles 12a-12d (FIG. 1) at once. Each handle has five switches (i.e., the trigger switch, and four joy-stick directional switches) and a potentiometer. The switches are ready by the CPU 46 via input ports through the I/O chip 50 (FIG. 2). These input ports are diagrammatically shown in FIG. 8 as input ports $10-1 \mathrm{~F}$ $H$ where the port number indicates its hexadecimal address. Thus the port at which the player control handle switches for player 1 are read has a hexadecimal address of $\mathbf{1 0 H}$.
The trigger switch for each player control handle is read at bit 4 and the four directional switches of the joy-sticks are read at bits $0-3$. The signals from the potentiometers are converted to digital information by an 8 -bit analog to digital converter (FIG. 71A). The four potentiometers are read at input ports 1C-1F H (FIG. 8). All zeros are fed back when the potentiometer is turned fully counterclockwise and all 1's are fed back when turned fully clockwise.
The 24 -button keypad 18 is read at bits $0-5$ of ports $14-17 \mathrm{H}$. The input data is normally zero and if more than one button is depressed, the data should be ignored.
The microcycler functions as an interface between the CPU and the peripheral devices. The CPU 46 of FIG. 2 has a 16 -bit address bus and an 8 -bit data bus connecting the CPU to the microcycler 60 . Referring now to FIG. 9 , the microcycler 60 combines the 16 -bit address bus, A0-A15, and the 8 -bit data bus, D0-D7, from the CPU 46 into one 8 -bit microcycle data bus 66 , MXDO-MXD7, connected to the address chip 56, the data chip 54, and the I/O chip 50. One advantage of the microcycler is that the number of connector pins of the
integrated circuit chips may be reduced since there are fewer connecting lines.

The microcycle data bus can have any of four modes which are defined by the contents or data carried by the microcycle data bus 66. Its mode is controlled by control signals MC0 and MC1 which are generated by the data chip from a plurality of CPU control signals which will be more fully explained later. The microcycle data bus mode is also controlled by a CPU control signal $\overline{\text { RFSH }}$ which indicates that the lower 7 bits of the address bus contains a "refresh" address for refreshing the RAM dynamic memories. The CPU control signals are discussed more fully in the Zilog Z80-CPU Technical Manual and is hereby incorporated by reference as if fully disclosed herein. The microcycle modes are shown below:

TABLE 1

|  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| RFSH | MC1 | MC0 | Microcycle Data Bus Contents |
| 0 | 0 | 0 | A0-A7 from the CPU |
| 0 | 0 | 1 | A0-A7 from the CPU |
| 0 | 1 | 0 | A0-A7 from the CPU |
| 0 | 1 | 1 | A0-A7 from the CPU |
| 1 | 0 | 0 | A0-A7 from the CPU |
| 1 | 0 | 1 | A8-A15 from the CPU |
| 1 | 1 | 0 | D0-D7 from the CPU |
| 1 | 1 | 1 | D0-D7 to the CPU |

As can be seen above, when the $\overline{\text { RFSH }}$ signal is a logical zero or low state, the microcycler will allow the address bits A0-A7 from the CPU to be conducted through regardless of the state of $\mathrm{MC0}$ or $\mathrm{MC1}$ in order to refresh the RAM. However, when RFSH is a logical 1 (inactive), MC0 and MC1 determine the contents of the microcycle data bus MXD0-MXD7.

The microcycler as well as the interconnection of the various integrated circuit chips of the low resolution mode system are shown in greater detail in FIGS. 10AC. The microcycler 60 comprises two 8 -line to 4 -line multiplexers 70 and 72 , having four output lines MXD4MXD7 and MXD0-MXD3, respectively, and each having $4 A$ and $4 B$ input lines, an enable input $E$ and a select input $S$.

The address lines A0-A3 and A8-A11, from a CPU address bus 73 from the CPU 56 are connected to the A and $B$ input lines of the address multiplexer 72, respectively. Similarly, the address bus lines A4-A7 and A12A15 are connected to the 8 input lines of the address multiplexer 70. The address multiplexers 70 and 72 can selectively conduct either the "low address" bits A0A7, or the "high address" bits A8-A15, to the microcycle data bus MXDO-MXD7 when enabled. The multiplexers have common industry designation number 74 LS 257.
The microcycler further comprises an 8 line bidirectional data gate 74 having 8 input/output lines connected to a CPU data bus 75 from the CPU 56, 8 input/output lines connected to the microcycle data bus MXD0-MXD7, a direction input DIR and an enable input CD. The data gate 74 can conduct data either from the CPU data bus 75 to the microcycle data bus 66 or from the microcycle data bus 66 to the CPU data bus 75 as determined by the state of the DIR input when enabled.
These three logic elements 70, 72, and 74, function as a 24 -line to 8 -line multiplexer to sequentially conduct groups of address signals and groups of data signals to the microcycle data bus, in response to the control signals MC0 and MC1 and the CPU control signal
$\overline{\mathrm{RFSH}}$. Alternatively, the gate 74, of the microcycler further functions as a gate for conducting data signals from the microcycle data bus to the CPU data bus.
The microcycle data bus 66 is connected to the 5 MXD0-MXD7 inputs of the address chip 56, data chip 54 and I/O chip 50 . The microcycler 60 had input lines 76, 78, and 80 for the control signals $\overline{\mathrm{RFSH}}, \mathrm{MC1}$ and MC0 respectively. The input line 76 operably connects the CPU 56 RFSH output to the inputs of a pair of NAND gates 81 and 82 . The output of the NAND gate 81 is inverted by an inverter 84 whose output is connected by a line 85 to the enable input ' $E$ ' of the multiplexers 70 and 72 and is also connected to the input of a NAND gate 86 whose output is connected to the enable input CD of the gate 74. Thus, when the CPU 56 prepares to refresh the RAM, the refresh control signal, $\overline{\text { RFSH, }}$, will go to the low state causing the output of the NAND gate 81 to go high which is inverted by the inverter 84. A low state at the enable input $E$ of the multiplexers 70 and 72 causes these logic elements to be enabled whereby address signals can be conducted to the microcycle data bus 66. A low state on the line 85 also causes the output of the NAND gate 86 to go high which is presented to the enable input CD of the gate logic element 74 causing the gate 74 to be disabled whereby the outputs of the logic gate 74 are forced to an off state.
The output of the NAND gate 82 is connected to an inverter 88 having an output line 90 connected to the select inputs $S$ of the multiplexers 70 and 72 . Thus, when the refresh multiplexer control signal $\overline{\mathrm{RFSH}}$ is low, the output of the NAND gate 82 is high. Consequently, the output of the inverter 88 is low. A. low state presented at the selector input S causes address bits presented at the A inputs to be conducted to the multiplexer data bus. Thus when $\overline{\mathrm{RFSH}}$ is low, the low address, A0-A7, is conducted to the microcycle data bus for use in the refresh cycle.

The input lines 78 and 80 connect data chip $54 \mathrm{MC1}$ and MC0 outputs to the inputs of NAND gates 81 and 82, respectively. When the control signal RFSH is high, i.e., a refresh is not being done, the outputs of the NAND gates 81 and 82 are determined by the microcycler control signals MC1 and MC0, respectively, from the data chip 54. Thus, when the control signal MC1 is in a low state, the output line 85 is also in a low state which enables the multiplexer logic elements 70 and 72 and disables the gate logic element 74 as when the $\overline{\text { RFSH }}$ signal is low. Thus, either the low address or the high address will be conducted onto the microcycler data bus as determined by the control signal MCO. When the control signal ' $\mathrm{MC0}$ ' is in a low state, the output line 90 is also low which causes the low address to be conducted onto the microcycler data bus. If MC0 is at a high state, the high address is conducted to the microcycler data bus.

Control signal MC1 (and $\overline{\mathrm{RFSH}}$ ) at a high state results in a high state at control line 85 which disables the 60 multiplexers 70 and 72 and enables the gate 74. Thus, the data on the data bus 75 for bits D0-D7 from the CPU 56 will be gated onto the microcycler data bus MXD0-MXD7, or the data on the microcycler data bus will be gated onto the data bus of the CPU, depending upon the direction input DIR. The direction input DIR is connected by a line 92 to the output of the NAND gate 82. Thus, the state of the control signal MC0 (with RFSH high) determines the direction that the gate 74
will gate the data. For example, if MCO is in a low state, the output of the NAND gate 82 will be high resulting in the contents of the data bus D0-D7 being gated onto the microcycler data bus; if MC0 is high, the contents of the microcycler data bus will be gated onto the data bus DO-D7 to the CPU 56.
A power supply indicated generally at 93 supplies $+15 \mathrm{v},+10 \mathrm{v},+5$ and -5 v to the system. A clock circuit 94 comprising a 14.31818 MHz oscillator 96 and divider stages 98 , provides a 7 MHz clock signal 7 M , and an inverted 7 MHz clock signal 7 M , to the 7 M and 7 M inputs, respectively, of the data chip 54. A clock signal $\Phi \mathrm{G}$, generated by the data chip 54 from the $7 \overline{\mathrm{M}}$ and $7 \overline{\mathrm{M}}$ clock signals, is outputted to a buffer $\mathbf{1 0 0}$ having output lines for clock signals $\Phi$ and $\Phi$. The clock signals $\Phi 1$ and $\bar{\Phi} \mathbf{2}$ are connected to the $\Phi$ and $\Phi$ inputs of the address, data and I/O chips
The CPU address bus 73 and data bus 75 are connected to the system ROM 48 having inputs A0-A12 and D0-D7 for the address and data bits, respectively. The address bus 73 and data bus 75 are also connected to the cassette ROM 24 (not shown) and the extension plug 77 (for expanding the system).
The system ROM chip 48 has a chip select input $\overline{\mathrm{CS}}$ connected to the output of the chip select logic indicated at 79a and $b$ with the cassette ROM chip select input CCS also connected to the output of the chip select logic 79a and $b$. The outputs of the logic 79a and $b$ are functions of the CPU control signals MEMORY REQUEST ( $\overline{M R E Q}$ ) and READ ( $\overline{R D}$ ), the address bits A13-A15 and the memory disable signals SYSEN, CASEN, AND $\overline{\mathrm{BUZ}} \overline{O F F}$ from the extender plug 77.

## DATA CHIP

The CPU control signal lines MEMORY REQUEST, INPUT/OUTPUT REQUEST, READ, and MACHINE CYCLE 1 are operatively connected to the data chip inputs $\overline{M R E Q}, \overline{\text { IORQ }}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{M1}}$, respectively, from the CPU 56. Two more control lines carrying control signals generated by the address chip 56 are connected to the data chip inputs LTCHDO, and WRCTL, respectively. The data chip had a VDD input connected to a +5 volts source, a VGG input con nected to a +10 volt source, and a DVSS input connected to ground. Two more inputs SERIAL 0 and SERIAL 1 are grounded since they are used in the high resolution mode.

The data chip 54 has a plurality of outputs including the memory data inputs and outputs MD0-MD7, connected by a memory data bus $\mathbf{1 0 2}$ to the display RAM 42. The data chip input/output MDO is operatively connected to the data input, D1, and data output D0, ports of the RAM chip 104a, with other memory data input/outputs, MD1-MD7 of the data chip similarly connected to seven RAM chips $104 b-h$. The data chip also has analog video outputs R-Y, B-Y, VIDEO and +2.5 volts reference operatively connected to the RF modulator 58 (not shown). The data chip has clock signal outputs, VERTICAL DRIVE (VERT. DR.) and HORIZONTAL DRIVE (HORZ. DR.), connected to the address chip 56. Finally, the data chip has control signal outputs MC0 and MC1 connected to the microcycler (as noted before) and an output DATEN used to generate the write enable signal, WE, for the RAM chips.

A schematic block diagram of the data chip 54 is shown in FIGS. 11A-11F. The microcycle generator 106 of FIG. 11A generates the microcycle control sig- the 7 M clock signal. The output of the NOR gate 178 is connected by a delay transistor $\mathbf{1 8 0}$ to an inverter $\mathbf{8 2}$
having an output line 188. The gate of the transistor 180 is connected to the clock signal 7M.

The output line $\mathbf{1 8 8}$ of the inverter $\mathbf{1 8 2}$ is connected to a NOR gate 190 whose output is connected to an inverter 192. A gating transistor 194 is connected to the voltage source VDD and to a transistor 196 which is connected to ground. The output of the inverter 192 is connected to the gate of the transistor 194 and the output of the NOR gate 190 is connected to the gate of the transistor 196. The junction of the transistors 194 and 196 at the line 78 carries the microcycle control signal MC1.
The state of the control signal MC1 is the same as the output of inverter 192 since a high state (logical 1) output of the inverter 192 will turn on the transistor 194 causing the MC1 line 78 to also go high. Similarly, a high output from the NOR gate 190 (when inverter 192 is at a low state) causes the transistor 196 to turn on which causes the MC1 control signal line 78 to also go low. The state of the MC0 control line 80 is similarly the same as the state of the inverter 152.
The microcycle generator has another input 200 for the CPU control signal M1 which is connected to the input of a NOR gate 202 having another input connected to the input line $\mathbf{1 1 0}$ for the CPU control signal IORQ. The output of the NOR gate 202 is connected to the inputs of the NOR gates $168,132,178,142,190$ and 150.

The $\overline{\mathrm{M1}} \mathrm{CPU}$ control signal is active when low (logical 0 ) and indicates that the current machine cycle is an operation code fetch cycle of an instruction execution. Thus, the M1 control signal is normally high (logical 1) whenever the CPU is accessing a peripheral device such as a video processor. Hence, the NOR gate 202 having a logical 1 presented at the input will output a logical 0 . This logical 0 is presented at the inputs of the NOR gates 132, 168, 142, 178, 150 and 190 resulting in these NOR gates operating as inverters whenever the M1 control signal is high.

Similarly, whenever M1 goes low indicating that the current machine cycle is the fetch cycle of an instruction execution, IORQ will normally be high with the same effect upon the above-mentioned NOR gates with an exception. $\overline{\text { IORQ }}$ and M1 will both go low during an "interrupt acknowledge" cycle. With these two control signals both at a low state, the NOR gate 202 will output a high state causing the NOR gate 150 to produce a low state forcing the control signal MC0 to a high state or 1 . In a similar fashion, the output of the NOR gate 190 is forced to a low state which also forces the control signal MC1 to a high state.

Referring back to the microcycle modes set out in Table I, it is seen that where MC0 and MC1 are both a logical 1, the microcycler will gate data from the microcycler data bus to the CPU data bus. This data was placed on the microcycler data bus by the peripheral device initiating the interrupt and will be used by the CPU in its response to the interrupt signal.

The "MEMORY REQUEST" control signal, MREQ, is active when low and indicates that the address bus of the CPU holds a valid address for a memory read or a memory write operation. The "INPUT/OUTPUT REQUEST" control signal IORQ, is also active when low and indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. The read control signal, $\overline{\mathrm{RD}}$, is active when low and indicates that the CPU wishes to read data from the memory or an I/O device. When high,
$\overline{\mathrm{RD}}$ indicates the CPU wishes to write data to memory or an I/O device.

The generation of the microcycler control signals MC0 and MC1 as a function of the CPU control signals, $\overline{M R E Q}, \overline{\text { IORQ, }}$, and RD together with clock signals $\Phi 1$ and 7 M , are illustrated for a plurality of read and write operations in FIGS. 12A-G. An example of MC0 and MC1 as functions of $\overline{M R E Q} \overline{\mathrm{RD}}$, and the clock signals $\Phi 1$ and 7 M , is shown for a memory write operation in FIG. 12A.

A clock state, $T$, is defined by one complete period of the clock signal $\bar{\Phi}$. At the beginning of the initial clock state T1, the CPU control signals MREQ $\overline{R D}$ are at the same state as the previous clock state which is a high state with the microcycler control signals MC0 and $\mathrm{MC1}$ also at the same state as the previous clock state which is a low state. During T1, after the clock signal $\phi$ goes low, MREQ goes low which indicates that the CPU address bus holds a valid address for the memory write operation.
Referring to FIG. 13, the NAND gate 112 has the control signals MREQ and IORQ presented at its inputs which are both inactive or a logical 1 at the beginning of T1. When MREQ goes low, the output of the NAND gate 112 goes high which is inverted by the inverter 114 presenting a low state to one input of the NOR gate 118 and to one input of the NOR gate 116. The other input of the NOR gate 118 is connected by the line 174 to the output of the inverter 172.
Since $\overline{\mathrm{M} 1}$ is at a high state, the NOR gates 142, 178, 150 and 190 function as inverters. Thus the output of the inverter 172 at line 174 is at the same state as the previous MC1 state since there are an even number of "inverters" between the line 174 and the gate of the output transistor 194 (except insofar as the 7 M and 7 M delay transistors $\mathbf{1 7 6}$ and $\mathbf{1 8 0}$ delay any change in MC1 resulting from a change in the output of the inverter 172 of line 174).

Thus since MC1 is at a low state, the line 174 connected to the input of the NOR gate 118 is at a low state with the other input of the NOR gate 118 at a low state, as noted before. This produces a high state at the output of NOR gate 118 which results in a low state at the output of the NOR gate 126 .
The control signal $\overline{\mathrm{RD}}$ is at a high state indicating a write operation which causes the NOR gate 116 to output a low state which is inverted by the inverter 122 to produce a high state. The line 138 is at the same state (except for a delay) as the previous MC0 state (in a manner similar to that for the line 174) which causes the output of the AND gate 124 to be low. The NOR gate 128 thus has a low state presented at both of its inputs which results in a high state produced at its output.

This output is conducted when the clock signal $\boldsymbol{\Phi} 2$ goes high and is inverted by the NOR gate 132. The transistor 134 conducts this output when the clock signal $\phi 1$ goes high resulting in the output of the inverter 136 going high. Thus the output of the inverter 136 assumes the same state as the NOR gate 128 on the positive edge 200 (i.e., going from a low state to a high state) of the clock signal $\Phi$ (FIG. 12A).

The high state at the output of the inverter 136 is conducted by the transistor 140 when the clock signal 7 M goes high which is inverted by the NOR gate 142 and conducted by the transistor 144 when the clock signal 7M goes high. The logical 0 is then inverted by the inverter 146, NOR gate 150, and inverter 152 to produce a high state at the output of the inverter 152
which turns on the transistor 154 to produce the high state at the line 86 which is the MC0 control signal line. Referring back to FIG. 12A, it is seen that the control signal MC0 goes to a high state on the positive edge 202 of the clock signal 7 M which follows the positive edge 200 of the clock signal $\Phi$ occurring after the CPU control signal MREQ goes low.

When MC0 changes from a low state to a high state, the contents of the microcycle data bus changes from the low address, A0-A7, to the high address, A8-A15. Thus the 16 address bits from the CPU are transmitted to the video processor and I/O chip in 2 eight-bit groups or slices.

The output of the inverter 136 rising to a high state causes the NOR gate 164 having an input connected to the output line 138 of the inverter 136 to fall to a low state. The output of the AND gate 160 is also low since MREQ is low causing the output of the NOR gate 162 to go high. This high output appears at the output of the inverter 172 at the line 174 on the positive edge 204 (FIG. 12A) of the clock signal $\Phi$ marking the start of the clock state Tw.

The high state then appears at the gate of the transistor 194 on the positive edge 206 of the clock signal 7 M (FIG. 12A) causing the control signal MC1 to rise to a logical 1. The $\overline{\mathrm{RD}}$ signal is at a high state (indicating a write operation) which causes the NOR gate 116 to output a "zero" which is inverted by the inverter 122. The output of the inverter 136, which is at a high state, is returned to the AND gate 124 causing the AND gate to output a "one" which causes the NOR gate 128 to output a "zero". This low state appears at the output of the inverter 136 on the positive edge 204 of the clock signal $\Phi$ (FIG. 12A). The low state then appears at the MC0 control signal line 80 on the positive edge 206 of the 7 M clock signal (FIG. 12A).

With MC0 at a low state and MC1 at a high state, the contents of the CPU data bus are gated onto the microcycle data bus. Thus data placed on the CPU data bus is transmitted to the peripheral devices on the microcycle data bus.

During clock state T3, MREQ returns to a high state. Since MREQ as well as the output of the inverter 172 at line 174 and IORQ are at a high state, the output of the AND gate 160 is high which causes the output of the NOR gate 162 to go low. This low output appears at the line $\mathbf{1 7 2}$ on the positive edge 208 of the $\boldsymbol{\Phi} 1$ clock signal at clock state T1. The low state at line $\mathbf{1 7 2}$ appears at the gate of the output transistor 194 (with a high state at the gate of the transistor 196) at the positive edge $\mathbf{2 1 0}$ of the clock signal 7 M causing the microcycle control signal MC1 to go low. The microcycler is now ready to transmit the low address of the next address presented at its inputs. The relationship of the microcycler control signals MCO and MC1 to the CPU control signals and system clock signals $\Phi$ and 7 M is shown for a variety of other read and write operations in FIGS. 12B-G.

The microcycler further comprises a NOR gate 201 having inputs connected to outputs of the inverters 146 and 182 and to the clock signal $\Phi 1$. A NOR gate 203 also has inputs connected to the output of the inverter 182, to the output of the inverter 146 by an inverter 205, and to the clock signal input $\Phi$. An output line 226 of the NOR gate 201 carries the microcycle decoder control signal LDL1 which is a logical 1 when the outputs of the inverters 146 and 182 are a logical 0 (corresponding to both MCO and MC1 a logical 0), together with $\Phi 1$ a logical 0 . An output line 228 of the NOR gate 203
carries the signal LDL1 which is a logical 1 when MC0 is a logical $1, \mathrm{MC1}$ a logical 0 and $\Phi 1$ a logica! 0 .
Each of the address, data, and I/O chips has a plurality of registers. Each of these registers is individually addressable by the CPU for inputting or outputting data contained in the register.
The data chip is shown in FIG. 11B to the microcycle decoder 212 which assembles 11 address bits A0-A10 from the low address bits, A0-A7, and high address bits, A8-A15, transmitted from the microcycle data bus. The microcycle decoder 212 has an eight bit input line connected to all the bits of an eight-bit data chip data bus $66 a$ and a three-bit input line connected to the lower 3 bits of the data bus $66 a$. The microcycle data bus 66 is connected to the data bus $66 a$ by a tristate buffer 273 (FIG. 11C). (Other buffers shown in the more detailed schematic FIG. 13 are omitted from the FIGS. 11A-F for clarity).

The microcycle generator 106 (FIG. 11A) generates control signals LDL1 and LDH1 to signal that the microcycle data bus contains the low address bits or the high address bits, respectively. The microcycle decoder 212 is operatively connected to the microcycle generator to input these control signals such that the decoder latches up the low address bits from the eight bit input lines when LDL1 is high and subsequently the high address bits A8-A10 on the three bit input line when the control signal LDH1 is a high. The 11 bits latched in the microcycle decoder are utilized to address the registers on the data chip. The microcycle decoder has an 11 bit output bus A0-A10 which is connected to an address decoder 214 which decodes the address bits to activate one of a plurality of register select lines 216-222. Register select line $\mathbf{2 1 6}$ actually represents eight register select lines for eight different "color" registers 224.

In addition to the proper address, the register select lines 216-221 require the concurrence of a data chip generated control signal, OUTPUT, in order to be activated. The eight color register select lines 216 further require a CPU generated control signal IORQ. The register select line 222 requires the concurrence of another data chip generated control signal INPUT, to be activated. The INPUT and OUTPUT signals are functions of Z-80 CPU control signals including MREQ, $\overline{I O R Q}, \overline{R D}$ and $\overline{M 1}$ and are generated to compensate for any delay caused by the microcycler.
The register select lines 216-221 are operatively connected to eight color registers 0-7, an "expand" register, "function generator" register, "vertical blank" register, "horizontal color boundary" and "background color" register and "low/high resolution mode" register, respectively. The line 222 is operatively connected to a multiplexer, which when activated causes the multiplexer to select the output of an "intercept" register. In this manner, the CPU may select any particular register of the data chip by transmitting an address corresponding to the register which is transmitted in two groups, the low and high addresses, by the microcycler to the microcycle decoder which reassembles the address bits into address bits A0-A10. These bits are then decoded and the corresponding register select line is activated which enables the addressed register to input or output data to the CPU via the microcycle data bus.
The microcycle decoder 212 and address decoder 214 are shown in greater detail in FIG. 13. The microcycle decoder 212 comprises an 11 -bit latch with the eight least significant bits $A 0-A 7$ each having an input connected to the D0-D7 lines, respectively, of the data bus

66a. Each of the A0-A7 bits of the latch also have an input connected to the LDL1 control signal line 226 and an input connected the line 226 through an inverter 227. The most significant bits A8-A10 each have an input connected to the D0-D2 lines, respectively, of the data bus $66 a$ and each has an input connected to the LDH1 control signal input line 228 directly, and an input connected to the line 228 through an inverter 229.
The A0 bit has output lines A0 and its complement $\overline{\mathrm{A} 0}$ with the A1 bit having outputs A1, $\overline{\mathrm{A} 1}$, etc. all connected to the address decoder 214.
An example of a bit circuit of the latch of the microcycle decoder is shown in FIG. 13. The input of the A0 bit circuit of the latch is connected to a gating transistor 230 whose gate is connected to the LDL1 control signal line 226. The $\mathbf{1}$ input is also connected to the D0 line of the data bus $66 a$ which carries (among others) address bits A0 and A8. Transistor 230 is connected to an inverter 232 whose output is the $\overline{\mathrm{A} 0}$ output line of the A0 latch which is also connected to an inverter 234 whose output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.
The bit on the D0 line of the data bus $66 a$ is presented to the input of the transistor 230 which is gated by the LDL1 control signal when the D0 line carries the address bit A0. The inverter 232 inverts the address bit A0 and outputs the bit as address bit $\overline{\mathrm{AO}}$. The output of the inverter 232 is inverted by inverter 234 whose output is the address bit A0. The bit A0 is stored in the A0 bit of the latch in this manner.

The address decoder is shown in FIG. 13 to comprise a programmed logic array (PLA) having a plurality of input lines A0-A10 and A0-A10 connected to the corresponding output lines of the microcycle decoder 212. A plurality of output lines 217-222 and 238-253 are selectively coupled to the PLA input lines by a plurality of pull-down transistors, each of which is represented by a small circle 254.

An example of these pull-down transistors, the transistor coupling the input line A10 to the output line 238 is shown in greater detail in FIG. 16. If the address bit A10 equals 1, i.e., a high state, the A10 address line will cause the pull-down transistor 254 to turn on which "pulls down" the output line 238 to ground.
Each output line 217-222 and 238-253 is connected to the voltage source VDD by a pull-up transistor $\mathbf{2 6 0}$ referring back to FIG. 13. A logical 1 on any address bit input line coupled to an output line will cause that output line to be grounded which is a low state or logical 0.

The input lines of the PLA are selectively coupled to the output lines by the pull-down transistors 254 such that a particular output line will produce a logical 1 only when a predetermined address consisting of a predetermined combination of 1 's and 0 's are presented on the address input lines A0-A10 and $\overline{\text { A0-A10 }}$.
The output lines 217-221 are coupled to the OUT$\overline{\text { PUT }}$ control signal line 262 by pull-down transistors

264 so that in addition to the proper address, the OUTPUT control signal must be low in order for one of these control lines to output a logical 1. For example, if the address bits A7, A6, A5, A4, A3, A2, A1 and A0 (A7 being the most significant) have the values $0,0,0,1$, $1,0,0$ and 1 , respectively, the control line 217 will be a logical 1, if the OUTPUT control signal is also low. Since the PLA output line 217 is the "expand" register select line, the expand register will be selected if the address bits A7-A0 have the value 00011001 or 19 H . Thus 19 H is the hexadecimal address of the expand register. If any of the address bits A7-A0 are different from the values just listed, the expand register will not be selected. For example, if the address bit A7 is a 1 instead of a 0, the pull-down transistor 254 associated with the A7 input line and the PLA output line 217 will be turned on which pulls the output line 217 to a logical 0.

The output line 222 has an associated address 8 H and, as seen in FIG. 11B, is the "intercept" register select line. The intercept register select line 222 is coupled to an INPUT control signal line 266 by a pull-down transistor 268 so that in addition to the address 8 H , the INPUT control signal must be low in order for the 25 register select line 222 to be at a logical $\mathbf{1}$ state which will select the intercept register.

The output lines 238 and 239 are connected to the input of a NOR gate 270 whose output is connected to a NOR gate 272. The other inputs of the NOR gate 272 are the control signal line 262 and a $\overline{\text { IORQ }}$ control signal line 270. Thus, either of two hexadecimal addresses, BH or OH , will cause the output of the NOR gate 270 to go low which will cause the output of the inverter 272 to go high if the control signal OUTPUT and the control signal $\overline{\mathrm{ORQ} Q}$ are both low

The output lines 240 and 241, 242 and 243 , etc. are also connected to a plurality of NOR gates 271 which are connected to a plurality of NOR gates 272 which also have inputs connected to the OUTPUT control signal line 262 an $\overline{\mathrm{I} R} \bar{Q}$ control signal line 270. The output lines 216 of the NOR gates 272 are the register select lines for the color registers 224, as seen in FIG. 11B.
Thus, either the hexadecimal address 8 H or BH will select color register $\mathbf{0}$. There is an extra address for each color register to accommodate a color block transfer operation which will be described in more detail later.

Thus, the CPU may address or select a particular register in order to input or output data from or to that register by transmitting the register's associated address together with the proper CPU control signals. The microcycler transmits this address in two groups, the low and high addresses, which are then reassembled by the microcycler decoder 212. The address latched in the microcycler decoder is decoded by the address decoder 214 which activates a register select line. The register select line enables the associated register to input from or output data to the microcycle data bus. The hexadecimal addresses for the input and output ports or registers for the Address, Data and I/O chips are set forth in Table II below:

TABLE 11

| OUTPUT | INPUT |  |
| :--- | :--- | :---: |
| PORTS | PORTS |  |
| PORT | PORT |  |
| ADDRESS | FUNCTION | ADDRESS FUNCTION |
| $\Phi H$ | $8 H$ | Intercept Feedback |

TABLE II-continued

| OUTPUT PORTS |  | $\begin{aligned} & \text { INPUT } \\ & \text { PORTS } \\ & \hline \end{aligned}$ |  |
| :---: | :---: | :---: | :---: |
| PORT ADDRESS | FUNCTION | PORT <br> ADDRESS | FUNCTION |
|  |  |  | Multiplexer |
| 1H | Color Register 1 |  |  |
|  |  | EH | Vertical Feedback |
| 2 H | Color Register 2 |  | Register |
| 3H | Color Register 3 | FH | Horizontal Feedback Register |
| 4H | Color Register 4 |  |  |
|  |  | $1 \Phi \mathrm{H}$ | Player 1 Handle |
| 5H | Color Register 5 |  |  |
|  |  | 11 H | Player 2 Handle |
| 6 H | Color Register 6 |  |  |
| 7H | Color Register 7 | 12H | Player 3 Handle |
| 8H | Low/High Resolution | 13H | Player 4 Handle |
|  | Register |  |  |
| 9 H | Horizontal Color | 14H | Keypad Column $\Phi$ (right) |
|  | Boundary Register |  |  |
|  | Background Color | 15H | Keypad Column 1 |
|  | Register |  |  |
|  |  | 16H | Keypad Column 2 |
| AH | Vertical Blank |  |  |
|  | Register | 17H | Keypad Column 3 (left) |
| BH | Color Block Transfer |  |  |
| CH | Function Generator |  |  |
|  | Register |  |  |
| DH | Interrupt Feedback |  |  |
|  | Register |  |  |
| EH | Interrupt Enable and |  |  |
|  | Mode Register |  |  |
| FH | Interrupt Line Register |  |  |
| 1هH | Master Oscillator Register |  |  |
| 11H | Tone A Frequency Register |  |  |
| 12 H | Tone B Frequency Register |  |  |
| 13 H | Tone C Frequency Register |  |  |
| 14 H | Vibrato Register |  |  |
| 15 H | Tone C Volume, Noise Modulation and MUX registers |  |  |
| 16H | Tone A Volume and Tone B Volume Registers |  |  |
| 17H | Noise Volume Register |  |  |
| 18H | Sound Block Transfer |  |  |
| 19H | Expand Register |  |  |

The functional generator of the video processor can perform a variety of functions or modifications to the pixel data as the data is written to the display RAM by the CPU from the system or cassette ROM. The function generator is enabled when the address of the data is less then $4,000 \mathrm{H}$ (address bit A14 equal to 0 ). The function generator is contained on the data chip 54 and is shown in FIG. 11C to comprise a 7 -bit function generator register 274 which is connected to the data bus $66 a$ by a 7 -bit input line 276. The data chip data bus $66 a$ is operatively connected to the microcycler data bus 66 by the tri-state buffer 273 shown in FIG. 13 to comprise 8 units 273a-h. (Buffer unit 273a, typical of the units $273 a-h$, is shown in greater detail in FIG. 17). The output 1 of each unit is connected to the data bus $66 a$ by a buffer 611 (logically similar to that shown in FIG. 18).

The data contents of the register 274 determine how the pixel data is to be modified. The CPU 46 (FIG. 2) may output data to the register 274 by transmitting the address CH to the microcycle decoder 212 and address decoder 214 of FIG. 11B which activates the function generator register select line 218. When the register select line 218 is activated, the function generator register 274 is enabled to input (or latch up) the 7 bits of data transmitted by the CPU. The bits of the data contained within the function generator register 274 relate to dif-
ferent modifications of the pixel data as shown below in Table III:

TABLE III

|  | TABLE III |  |
| :--- | :--- | :--- |
| Bit | 0 | Least Significant Bit of Shift Amount |
|  | 1 | Most Significant Bit of Shift Amount |
|  | 2 | Rotate |
|  | 3 | Expand |
|  | 4 | OR |
|  | 5 | Exclusive-OR |
|  | 6 | Flop |
|  |  |  |

The order in which the functions are performed is as 55 follows: expansion is done first; rotating or shifting; flopping; and logical-OR or exclusive-OR. The video processor performs the modifications in response to the data stored in the function generator register. A logical 0 or 1 in the bits 2-6 determine whether or not the corresponding function is performed. Bits $\mathbf{0}$ or $\mathbf{1}$ of the function generator register determine the amount, if any, of the shift. As many as four of these functions can be used at any one time and any function can be omitted. However, rotate and shift as well as logical-OR and 5 exclusive-OR cannot be done at the same time.

The expand function expands the 8 bits contained on the microcycle data bus 66 four bits at a time into 16 bits. It expands a 0 on the microcycle data bus into one

2-bit pixel and a 1 into another 2-bit pixel. Thus, twocolor patterns can be stored in the system or cassette ROM in half the memory space.
The expand function is performed by an expander indicated generally at 278. During each write operation to the display memory using the expander 278, either the upper half (D4-D7) or the lower half (D0-D3) of the data bus $66 a$ is expanded but the expand function may be bypassed, as will be more fully explained below. The half that is expanded is determined by an expand flip-flop 282 having a reset input connected to the function generator register select line 218 and an output connected to a multiplexer 282. The flip-flop $\mathbf{2 8 0}$ is reset by an output to the function generator register 274 and is toggled after each write operation to the display RAM in which the function generator is utilized. The multiplexer 282 is responsive to the flip-flop to select either the upper half, or lower half, of the bits contained on the data bus $66 a$ and output the selected bits on a 4-bit multiplexer data bus 284 for expansion. The upper half of the data bus $66 a$ is expanded when the flip-flop 280 is at a low or zero state, and the lower half is expanded when the flip-flop toggles to the high state.
A 4-bit "expand" register 286 having a 4-bit output line $\mathbf{2 8 8}$ determines the pixel values into which the data contained on the multiplexer data bus 284 can be expanded. A 0 on the multiplexer data bus will be expanded by an expand decoder 290 connected to the expand register output bus 288 and multiplexer output bus 284 into the pixel value determined by bits 0 to 1 of the expand register 286. A 1 on the multiplexer data bus will be expanded into the pixel value determined by bits 2 and 3 of the expand register 286. Thus, the pixel data on the multiplexer data bus is encoded at the first level to identify either the 0 and 1 or 2 and 3 bits of the expand register. In this manner, the data from the computer is decoded into pixel data encoded at the second level, i.e., the pixel data stored in the expand register, which is transmitted when the particular bits of the expand register are selected and identified. The second level pixel data is stored in the display RAM after other modifications, if any, are performed. The pixel data stored in the RAM, when read, is utilized together with the left/right bit to select a color register to generate the pixels of the display as explained hereinbefore.
The expand register 286 has an address 19 H at which the CPU may access the expand register in order to change the contents. The address 19 H (together with an OUTPUT signal) transmitted to the address decoder 214 (FIG. 11B) causes the expand register select line 217 to be activated which enables the expand register 286 to receive data on the data bus $66 a$. In this manner, the pixel data values into which data is expanded may be changed.
The expander 278 is shown in greater detail in FIG. 13. The expand flip-flop 280 has a reset input $R$ connected to the function generator register select line 218 so that the flip-flop is reset with each output of data to the function generator register 274. The flip-flop has a clock input C connected to a clock input line 292 and a clock input $\overline{\mathrm{C}}$ also connected to the clock signal input line 292 through an inverter 294. (The line 292 carries a clock signal, SHIFT, which will be more fully explained hereinafter.)

An output $\bar{Q}$ is connected to a $D$ input of the flip-flop 280 so that the flip-flop toggles with each clock signal which occurs with each write to the display RAM. The output $\overline{\mathrm{Q}}$ is also connected by a line $\mathbf{2 9 6}$ to the gates of
four transistor switches $298 a-d$ of the multiplexer 282. An output Q of the flip-flop is connected by a line 300 to the gates of four transistor switches 302a-d. (The flip-flop $\mathbf{2 8 0}$ is shown in greater detail in FIG. 19).
The inputs of the transistor switches $298 a-d$ are connected to the four most significant bits (the upper half) of the data bus $66 a$ with the transistor switches $302 a-d$ connected to the four least significant bits (the lower half) of the data bus $66 a$. If the state of the expand flipflop 280 is a logical 1 , the transistor switches $302 a-d$ will conduct the lower half of the data bus $66 a$ to the expander. Otherwise, a logical 0 will cause the transistor switches 298a-298d of the multiplexer 282 to conduct the upper half of the data bus $66 a$.

The output of the transistor switches $\mathbf{3 0 2} d$ and $298 d$ are connected by an inverter 304 to the gates of a pair of transistor switches $306 a$ and $306 b$ of the expander decoder indicated generally at 290 . The output of the inverter 304 is also connected by an inverter 308 to the gates of a pair of transistor switches $\mathbf{3 1 0} a$ and $\mathbf{3 1 0} b$.
A line $312 a$ is connected to grond by a transistor 314 whose gate is connected to the output of bit 0 of the expand register 286. (The logic design of each bit of the expand register is similar to that of the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The line $312 a$ is connected to the voltage source VDD by the transistor 306a and a pull-up transistor 316.

If the state of bit 0 of the expand register 286 is a logical 1, the transistor 314 is turned on which pulls the line 312 to ground or logical 0 , otherwise it is a logical 1. Thus the contents of bit 0 of the expand register controls the logic state of the line 312 wherein the logic state of the line 312 is the complement of bit 0 of the expand register 286. In a similar manner, the logic state of a line $312 b$ connected to the transistor switch $306 b$ is the complement of the value of bit 1 of the expand register 286.

Also the logic state of a pair of lines $318 a$ and $318 b$ are the complements of the bits 2 and 3 , respectively, of expand register 286. The lines $318 a$ and $318 b$ are connected to the transistor switches $310 a$ and $310 b$, respectively.

If the input of the inverter 304 (either bit 0 or bit 4 of data bus 66a, depending upon flip-flop 280) is a logical 0 , the transistors $306 a$ and $306 b$ ae turned on, which selects the lines $312 a$ and $312 b$ which contain the complemented values of bits $\mathbf{0}$ and $\mathbf{1}$ of the expand register. On the other hand, if the input of the inverter 304 is a 1 , the transistors $310 a$ and $b$ are turned on which selects the lines $318 a$ and $318 b$ containing the complemented values of the bits 2 and 3. The transistors 306a and 310a are connected to a common output line referred to as expand data bit 0 or EDB0. Similarly, the transistors $306 b$ and $310 b$ are connected to output line EDB1; thus a bit from the multiplexer 280 at inverter 304 is expanded into the logic states of lines ED0 and ED1, or simply bits ED0 an ED1. A 0 is expanded into bits ED0 and ED1 which are defined by the complement of bits 0 and 1 of the expand register and a 1 is expanded into bits ED0 and ED1 defined by the complement of bits 2 and 3 of the expand register 386.

In a similar manner, the remaining bits of the lower half of the data bus $66 a$, (or remaining bits of the upper half if the upper half of the microcycler data bus is selected by the multiplexer 282) are expanded into the expand data bits ED2 and ED3, ED4 and ED5, and ED6 and ED7 which are also defined by the complement of either bits 0 and 1 or 2 and 3 of the expand
register. For example, if the expand register bits $\mathbf{0}$ and 1 contain the values $\mathbf{1}$ and $\mathbf{0}$, respectively, the expand register bits $\mathbf{2}$ and $\mathbf{3}$ contain the values $\mathbf{0}$ and $\mathbf{0}$, respectively, and the half of the microcycler data bus being expanded has the values $0,1,1$ and 0 . These values will be expanded into the pixel values $01,00,00$ and 01 , respectively.

A pixel is generally represented by 2 bits so that a byte of pixel data having 8 pixel data bits or PDB7-PDB0, represents four pixels with the first pixel represented by pixel data bits PDB0 and PDB1, the second pixel by PDB2 and PDB1, etc. The pixel data bit PDB6 will be referred to as the low bit of the first pixel with PDB7 as the high bit. Similarly, the second pixel has low and high bits PDB4 and PDB5, etc.
-The functions shift, rotate, and flop can be thought of as operating on pixels as a whole rather than as individual bits. Accordingly, there is provided a shifter, rotator, and flopper for both of the two bits of data representing pixels. Thus, referring to FIG. 11C, there are provided shifter circuits $\mathbf{3 2 0 a}$ and $b$, rotator circuits $\mathbf{3 2 2} a$ and $b$, and flopper circuits $\mathbf{3 2 4 a}$ and $b$, for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) and the high bits (PDB7, PDB5, PDB3 and PDB1), respectively, of a byte of pixel data.

The expand function, as with all the other functions, may be bypassed. Accordingly, the expand decoder 290 has a 4 -bit output line 326a for the low pixel data bits connected to inputs of a 2 -to-1 multiplexer $328 a$ and a four-bit output line $326 b$ for the high pixel data bits connected to inputs of a 2 -to- 1 multiplexer 328 b . The other four inputs of the multiplexer 328a are connected to the low bits (D6, D4, D2 and D0) of the data bus 66a by a 4 -bit input line $330 a$ with the other 4 inputs of the multiplexer $328 b$ connected to the high bits D7, D5, D3 and D1 by a line $\mathbf{3 3 0}$.

The output of the function generator register 274 is connected by a 7 bit output line 332 to a latch 334 having a control input line for address bit A14 connected to the address bus 75 of the CPU. When address bit A14 is low, the contents of the function generator register are gated through the latch 334. The output of the latch 334 corresponding to bit 3 of the function generator register is connected to the select inputs of the multiplexers 328a and $\mathbf{3 2 8} b$ by a line 336. Thus, bit 3 of the function generator register controls the multiplexers $328 a$ and $328 b$.
If bit $\mathbf{3}$ is a 0 , for example, the multiplexer $328 a$ will conduct the low bits of pixel data from the expand decoder 290 but if bit 3 is a 1 , the multiplexer $328 a$ will conduct the low bits of pixel data from the data bus $66 a$. The multiplexer $328 b$ operates in a similar manner for the high bits of pixel data. In this manner, the expand function may be bypassed by placing a 1 in bit 3 of the function generator register

The output of the multiplexer $328 a$ is connected to the inputs of the shifter $320 a$ and to the inputs of the rotator $322 a$ with the output of the multiplexer $328 b$ connected to the inputs of the shifter $320 b$ and rotator $\mathbf{3 2 2 b}$. As noted before, the shift and rotate functions are not performed at the same time. Bits 0 and 1 of the function generator register 274 control the amount of shift, if any, performed by the shifters $320 a$ and $b$. The outputs of latch 334 corresponding to the bits 0 and 1 are connected to the shifter $320 a$ and $320 b$ by a 2 bit line 338.

Bit 2 of the function generator register controls whether a rotate is performed and its corresponding latch output is connected to rotators $322 a$ and $322 b$ by
a line 340 . The output of the shifter $320 a$ and the rotator $322 a$ are connected to the inputs of the flopper $324 a$ with the output of rotator $322 b$ and shifter $320 b$ connected to the input of flopper 324b. The output of the latch 334 corresponding to bit 6 of the expand register 274 is connected to the floppers $324 a$ and $d$ by a line 342 and controls whether a flop function is performed.

The function generator register 274 is shown in FIG. 13 to comprise a 7 -bit register having 7 inputs connected to the D6-D0 bits of the data bus 66a. (The logic design of each bit of the register 274 is also similar to the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The latch 334 comprises NOR gates $334 a-g$ each having an input connected to the address bit line $\overline{\text { A14 }}$ and an input connected to an output of bits 6-0, respectively, of the function generator 274. The function generator register select line 218 is connected by a buffer 385, and by an inverter 346, to the function generator register 274.
The multiplexer $328 b$, rotator $322 b$, shifter $320 b$ and flopper $324 b$ for the high pixel data bits are constructed and operate in a manner similar to the multiplexer 328 a. rotator 322a, shifter $320 a$ and flopper 324a, for the low pixel data bits. Therefore, only those modifiers for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) will be described in detail. The high and low pixel data bits are modified at the same time and reassembled before being written to the display RAM.

The output of the NOR gate $\mathbf{3 3 4} d$ (corresponding to bit 3 of the function generator register) is connected by line 336 to the select input A of the 4 units $328 a 0,328 a 2$, $328 a 4$ and $328 a 6$ of the multiplexer $328 a$. The line 336 is also connected to the select input B of each multiplexer unit by an inverter 348.

One such multiplexer unit, 328a0, is shown in greater detail in FIG. 20. The multiplexer unit $\mathbf{3 2 8 a 0}$ has an input 1A, connected to the unexpanded MDO bit of the data bus $66 a$ and an input, 1B, connected to the bit ED0 of the expand data bus $326 a$. The ED0 input is connected to a D type flip-flop shown generally at 349 having outputs 4 and 5, by a transistor switch 350 having a gate connected to the line 336 (not shown). The MD0 input is connected to the D flip-flop 348 by a transistor switch 351 whose gate is connected to the line 336 through the inverter 348 (also not shown). Thus if the line $\mathbf{3 3 6}$ is logical $\mathbf{1}$ (which is controlled by bit $\mathbf{3}$ of the function generator register when the address bit $\overline{\text { A14 }}$ is a logical 0), the ED0 bit from the expander is conducted to the D flip-flop. The output of this D flipflop defines pixel data bit PDB0. The output of the eight flip-flops of the multiplexer $328 a$ and $b$ for the low and high pixel data bits, respectively, together define PDB7-PDB0. Thus if the line 336 is logical 1, the pixel data bits PDB7-PDB0 will be determined by expand bits ED7-ED0. But if the line $\mathbf{3 3 6}$ is a 0 , the unexpanded bit from the data bus $66 a$ is conducted to the D flip-flop and PDB0 is defined by MD0. In such a manner, bit 3 of the function generator register determines whether the expand function is utilized or whether the pixel data from the microcycle data bus is transferred directly. Each multiplexer unit of multiplexer 328 has an output line $352 a-d$, respectively, and carries the low pixel data bits PDB0, PDB2, PDB4 and PDB6, respectively.

The output line of each multiplexer unit is connected to the shifter for the low pixel data bits, indicated generally at $320 a$ and the rotator for the low bits, indicated generally at $\mathbf{3 2 2} a$ in FIG. 13. The shifter $\mathbf{3 2 0} a$ comprises a programmed logic array (PLA) 321 having a plurality
of input lines selectively coupled to a plurality of output lines $368 a-p$ by a plurality of pull-down transistors 350 . The output lines 352a-d of the multiplexer $328 a$ are four of the PLA input lines.

The shifter 320a further comprises a register $354 a$ having 4 bits $354 a 0$, 354a2, $354 a 4$ and $354 a 6$ which are connected to the inputs 356a-d of the PLA 321, respectively, (with bit 354a0 shown in greater detail in FIG. 21.) The register $354 a$ stores the 4 low bits of the last pixel data byte from the CPU to be written to the display RAM which may be the previous byte of the sequence of bytes (such as those shown in FIG. 6) to be shifted. The register 354a is also clocked by the signal SHIFT.
The NOR gate 344a (corresponding to bit 0 of the function generator register) of the latch 334 is connected by a line 358 to another input of the PLA 321. The line 358 is also connected to an input 359 by an inverter 360. NOR gate $344 b$ (corresponding to bit 1 of the function generator register) of latch 334 is connected by a line 362 to an input of the PLA, with the line 362 also connected to an input 364 by an inverter 366. Bits 0 and 1 of the function generator register define the least and most significant bits of the shift amount performed by the shifter 320a. Each of the output lines $368 a-p$ is connected to the voltage source VDD by one of a plurality of pull-up transistors 370.
The actual amount of the shift performed by the shifter $320 a$ is the complement of the bits contained within bits 0 and 1 of the function generator register since the NOR gates $344 a$ and $b$ invert the outputs of bits 0 and 1 when the address bit A14 is low. Thus, if bits 0 and 1 have the value " 11 ", this is complemented to the values " 00 " resulting in a shift of 0 pixel positions.
A shift of 1 position shown in FIG. 6 will be explained to illustrate the operation of the shifter $320 a$. If the bits 1 and 0 of the function generator register have the value " 10 ", the complement of this is " 01 " indicating a shift of 1 pixel position. Thus, the line 358 will have the logic value of 1 with the line 362 at a logic value 0 . The lines 359 and 364 will, of course, be a logical 0 and 1 , respectively. As seen by the placement of the pull-down transistors 350, a logical 1 on the line 358 and the line 364 results in all the output lines being pulled down to logical 0 except output lines 368 c , 368 g , $368 k$ and 3680 since these lines do not have a pull-down transistor coupled to either the input line 358 or 364. The output line 386c does have a pull-down transistor $350 a$ coupled to the input line $352 b$ which carries pixel data bit PDB2 from the multiplexer 328a. Thus the logic state of the output line 368 c is the complement of the logic state of the input line $352 b$ (or PDB2) from the output of the multiplexer unit 328a2. The pixel data bit PDB0 output of the shifter corresponds to output lines $368 a-d$ and the particular value of PDB0 depends upon which of the lines $368 a-d$ are selected by the input lines 358 and 362 . Here, output line $368 c$ was selected, therefore the pixel data bit PDB0 output of the shifter is defined by the PDB2 output of the multiplexer (but complemented). Since PDBO is the low bit of the two bits representing the first pixel of a byte of pixel data and PDB2 is the low bit of the two bits representing the second pixel, it is seen that the pixel data values outputted by the multiplexer have shifted one pixel position

Output lines $368 e-h$ of the shifter correspond to PDB2 with output lines $368 i-l$ and $368 m-p$ corresponding to PDB4 and PDB6 respectively. The output line 368 g is coupled by a pull-down transistor $350 b$ to the and the output $376 d$ and $380 d$, respectively, to a buffer 385 having the flopper PDB6 output line 377d. The input line 368c
(containing the complemented output pixel data bit PDB0 of the shifter when set for a shift of 1 pixel position) is coupled to the output line $382 b$ by a pull-down transistor $384 a$ and to the output line $382 g$ by a pulldown transistor $384 b$ wherein the logic state of the complemented shifter output bit PDB0 is recomplemented and carried uncomplemented on the flopper output lines $382 b$ and 382 g . A logical 1 state on the input line 374 turns on the transistor switch $376 d$ whereby the shifter output bit PDB0 is conducted to the flopper PDB6 output line 377d. Thus, the PDB0 output of the shifter $320 a$ is flopped to the flopper $324 a$ output bit PDB6 when the input line 374 is a logical 1. On the other hand, if the logic state of line 374 is 0 , the output of the inverter 378 is a logical 1 which turns on the transistor switch 380a which conducts the shifter PDB0 bit to the flopper PDBO line $377 a$ and is not flopped. Thus when the logic state of the input line 374 is 0 , the output of the shifter is not flopped. The other inputs of the flopper 324a for the bits PDB2, PDB4 and PDB6 are handled in a similar manner.

As an example, if the byte of pixel data being written to the display RAM represents pixel values P7, P6, P5 and P4 as for the byte of original data of FIG. 6 and the shifter is set for zero shifts so that the shifter does not shift the data, then the PDB6, PDB4, PDB2 and PDB0 output bits of the shifter $\mathbf{3 2 0} a$ are the low bits of the bits representing pixel values P7, P6, P5 and P4, respectively, (but complemented). When bit 6 of the function generator register is a logical 0 , the logic states of the pixel data bits will be recomplemented and flopped so that the PDB6, PDB4, PDB2 and PDB0 output bits of the flopper 324a (together with the PDB7, PDB5, PDB3 and PDB1 output bits of the flopper 324b) represent the pixel data values P4, P5, P6 and P7 after the flop operation as shown in FIG. 6.

The rotation function is performed on the low pixel data bits by a rotator indicated generally at $322 a$ and comprises a programmed logic array 386 having 4 input lines connected to the register 354 PDB0, PDB2, PDB4 and PDB6 output lines $356 a-d$ and 12 input lines connected to the 12 outputs of four 3-bit shift registers 388-391. The input of the first bit 388a of the shift register 388 is connected to the PDB0 input line $356 a$ with the inputs of the first bits 389a-391a of register 389-391 connected to the PDB2, PDB4 and PDB6 lines 356b-d, respectively. (A typical bit circuit $388 a$ of the bits of the shift registers 388-391 is shown in greater detail in FIG. 23).

The rotator is used to rotate a four by four pixel image $90^{\circ}$ in a clockwise direction. The four-by-four pixel image represented in FIG. 7A is shown with the individual pixel data bits PDB0-PDB7 of each of the four data bytes labeled. The rotator is initialized by an output to the function generator register and will reinitialize itself after every 8 writes to the display RAM. To perform a rotation, the following procedure is performed. The top byte or byte 0 of the unrotated image is written to a location in the display RAM. The next byte, byte 1 is written to the first location plus 40 , byte 2 to the first location plus 80, and the last byte, byte 3 to the first location plus $\mathbf{1 2 0}$. These four locations correspond to 16 contiguous pixels since 40 bytes represent one line of pixels on the display screen. The process is then repeated with byte 0 rewritten to the first location, byte 1 to the first location plus 40, byte 2 to the first location plus 80 and byte 3 to the first location plus 120. After these 8 writes, the data will appear in the display In data to the display RAM. Thus the SHFT signal is also used to clock the Expand flip-flop $\mathbf{2 8 0}$ so that the flip-flop 280 toggles with each write opertion to the display RAM.

Each low bit of the first three bytes of a rotate sequence are shifted into the shift registers 388-391 of the low bit rotator 322a. Shift register 388 stores the pixel data bit PDB0 of pixels P0, P4 and P8 of the first three bytes, respectively, of the rotate sequence of FIG. 7A. Similarly, shift register 389 contains the low pixel data bit PDB2 of pixels P1, P5 and P9 after the first four memory writes of the rotate operation. The particular pixel data bits for each of the registers 388-391 are 5 shown in FIG. 40.

The programmed logic array 386 of the rotator $322 a$ further has inputs $404 a-404 c$ connected to the outputs of bits $\mathbf{3 8 8} a-\mathbf{3 8 8} c$, respectively, of the shift register 388. The output of bits $389 a-c$ of the shift register 389 are connected to the input lines $406 a-c$ with the output of bits $\mathbf{3 9 0} a-c$ and $\mathbf{3 9 1 a - c}$ of the shift registers $\mathbf{3 9 0}$ and 391 connected to the input lines $408 a-c$ and $410 a-c$, respectively. The input lines $356 a-d$ from the register 354 are coupled to output lines $412 a-d$, respectively, by four pull-down transistors 414. The output lines $\mathbf{4 1 2} a-d$ are connected by four transistor switches $416 a-d$ to the voltage source VDD by a pull-up transistor 418 and also to a common output line 420 which carries the pixel
data bit PDB6 output of the rotator in complemented form.

The input lines 404a, 406a, 408a and 410a (from the LSB of the shift registers 388-391) are coupled to output lines $422 a-d$, respectively, by four pull-down transistors 424 . The output lines $\mathbf{4 2 2 a - d}$ are connected by four transistors switches $\mathbf{4 2 6 a - d}$, respectively, to a common output line 428 and to voltage source VDD by a pull-up transistor 430 . The output line 428 carries the pixel data bit PDB4 output of the rotator in complemented form. The input lines $404 b, 406 b, 408 b$ and $410 b$ and input lines $404 \mathrm{c}, 406 \mathrm{c}, 408 \mathrm{c}$ and 410 c are coupled to output lines $432 a-d$ and output lines $434 a-d$, respectively, by pull-down transistors 436 and 438 respectively.

The output lines $432 a-d$ are connected by four transistor switches $\mathbf{4 4 0} a-d$ to a common output line 422 (for pixel data output bit PDB2) and to the voltage VDD by a pull-up transistor 444. The output lines $434 a-d$ are connected by four transistor switches $\mathbf{4 4 6 a - d}$ to a common output line 448 (for pixel data output bit PDBO) and to voltage source VDD by a pull-up transistor 450.

The rotator 322a has a second programmed logic array 452 having four output lines 454-457 which controls the transistor switches 416, 426, 440 and 446. The output line 457 is connected to the gates of the transistor switches 416a, 426a, 440a and $446 a$ with the output line 456 connected to the gates of the transistor switches $416 b, 426 b, 440 b$ and $446 b$, etc.
The program logic array 452 has an input line 460 connected to the output $\overline{\mathrm{Q}}$ of the third bit of the counter 394. The input line 460 is coupled to each of the output lines $454-457$ by four pull-down transistors 462 . Thus, when the third bit of the counter 394 is a logical 0 (i.e., during the first four writes to the display RAM of the rotate sequence) the output $\overline{\mathrm{Q}}$ of the third bit is a logical 1 which pulls down the four output lines 454-457 of the PLA 452 which turns off the transistor switches $416 a-d$. $422 a-d$, etc. These switches are turned off since during the first four writes, the four shift registers 388-391 are being loaded with the proper pixel data bits of the first four writes. The PLA 452 has an input line 463 connected by an inverter 464 to the output of the NOR gate 344c of the latch 344. The input line 463 is coupled to the output lines $\mathbf{4 5 4 - 4 5 7}$ by four pull-down transistors 466, respectively. If bit 3 of the function generator register 274 is a logical 1, the logic state at the input line 463 will also be a logical 1 which pulls down the output lines 454-457 to a logical 0 turning off the transistor switches $416 a-d, 426 a-d$, etc. of the programmed logic array 386. The rotate function may be bypassed in this manner.

The PLA 452 has inputs 468 and 470 connected to the $Q$ outputs first and second bits, respectively, of the three-bit counter 394. The input line 468 is connected to a second input line 469 by an inverter 472 . The input line 470 is connected to still another input line 471 by an inverter 474. The input lines 468-471 are coupled to the output lines $454-457$ by a plurality of pull-down transistors 476 such that as the counter 394 counts from 4 ( 100 Binary or B) to $7(111 \mathrm{~B})$ the output lines $454-457$ are successively activated. Thus, when bits 1 and 2 of counter 394 are both 0 , the output line 454 is enabled and with bits 1 and 0 equal to 01 , respectively, output line 455 is enabled, etc.

As noted before, during the first writes of the rotate sequence, the shift registers 388-391 are loaded with their respective bits of the first three bytes of the rotate
sequence of data with the last byte being stored in register 384. This corresponds to counts $\mathbf{0 - 3}$ of the counter 394. For counts 4-7 data is no longer shifted into the registers while the CPU re-transmits the four pixel data bytes of the sequence to be rotated. At count $(100 \mathrm{~B})$ in which byte 0 is transmitted, the output line 454 is enabled which turns on the transistor switches 416d, 426d, $440 d$ and $446 d$.

Since output line $\mathbf{4 1 2 d}$ is coupled to input line $\mathbf{4 5 6 d}$ from register 384, pixel data bit PDB6 of the previous (and last) data byte of the sequence (i.e., byte 3), appears on the output line 420 (PDB6) of the rotator in complemented form. The pixel data bit PDB6 of byte 3 of the sequence is the lower bit of the pixel value represented by P15. The lower pixel data bit representing the pixel data value P11 stored in the 391a bit of the shift register 391 connected by the input line $410 a$ is complemented by a pull-down transistor 424 and conducted by the transistor switch 426d to the PDB4 output line 428 of the rotator $322 a$. In a similar manner, the low pixel data bits representing pixel data values $\mathbf{P 7}$ and $\mathbf{P 3}$ stored in the shift register 391 appear on the rotator $322 a$ pixel data outputs PDB2 and PDB0, respectively, since the transistor switches $440 d$ and $446 d$, respectively, are turned on. Thus, although the CPU transmits byte 0 at count 100 B , the byte representing pixel data values P15, P11, P7 and P3 is actually written to the display RAM at the first location as shown in FIG. 7B.

On the next write to the display RAM, the count of the counter 394 changes to 101 B wherein the PLA 452 in turn causes the transistor switches 416b, 426b, 440b and $446 b$ to turn on. The low pixel data bit representing pixel data value P14 carried by input line 356c from the register 354 appears in complemented form on the rotator 322a output PDB6 line 420. Also, the low pixel data bits representing pixel data values P10, P6 and P2 stored in the register 390 appear in complemented form on the rotator 322a PDB4, PDB2 and PDB0 output lines 428, 442 and 448, respectively, and are stored in the first memory location plus 40, as indicated in FIG. 7B. After the last two writes, the low pixel data bits (as well as the high pixel data bits from the rotator 322d) representing the pixel data values will appear in the display RAM as shown in FIG. 7B. The flopper 324a recomplements the pixel data bits from the rotator $322 a$ so that the pixel data bits are stored in uncomplemented form in the display RAM.
Thus, the pixel data that will be written to the display RAM is transmitted by the CPU in the first four "writes" to the display RAM of the four bytes of the rotate sequence and is latched up in the registers 388-391 and 354. The rotate sequence is then re-transmitted (but any data could actually be sent) to the same four addresses of the display RAM with the pixel data latched up in the registers 354 and 388-391 actually being written to those four display RAM addresses represented in FIG. 7B. The rotator, shifter and flopper circuits for the high pixel data bits (PDB7, PDB5, PDB3 and PDB1) are indicated generally at $322 b, 320 b$ and $324 b$, respectively, in FIG. 13. The modifications to the high pixel data bits PDB7, PDB5, PDB3 and PDB1 are performed by the rotator $322 b$, the shifter $\mathbf{3 2 0} b$ and the flopper $324 b$ simultaneously with the modifications performed on the low pixel data bits. Each pixel data value, represented by a high and a low pixel data bit, can be shifted, flopped, or rotated as shown in FIGS. 6 and $7 a$ and $b$.

The OR and exclusive-OR functions are performed by an OR/exclusive-OR circuit $\mathbf{4 8 0}$ shown in FIG. 11C to have a four bit input line $\mathbf{4 8 2 a}$ connected to the output of the low pixel data bit flopper $324 a$ and a four bit input line $\mathbf{4 8 2 b}$ connected to the output of the high pixel data bit flopper 324b. The OR/exclusive-OR circuit 480 has two further inputs connected by a two-bit input line 484 to the latch 334 which latches the complement of bits 4 and 5 of the function generator register 274 when the address bit A14 is low. These bits determine whether or not the OR or exclusive-OR functions, respectively, are performed.

These functions can be thought of as operating on a byte of pixel data as 8 bits rather than as 4 pixels. When the OR function is used in writing data to the display RAM, the input to the OR/exclusive-OR circuit is ORed with the contents of the display RAM location being accessed by the addressed chip. Accordingly, the OR/exclusive-OR circuit 480 has 8 inputs connected by an 8 -bit input line 486 to a tri-state buffer 488 which is connected to an 8 -bit memory data bus 490 from the display RAM which carries the memory data bits MDOMD7.
Pixel data that was stored in the display RAM which is to be used in an OR or exclusive-OR operation, is latched up in the OR/exclusive-OR circuit 480. The OR/exclusive-OR circuit 480 has an 8 -bit output line 492 connected to the tri-state buffer 488 on which the resultant pixel data is carried to be stored at the display RAM location from which the pixel data was accessed.
The OR/exclusive-OR circuit 480 is shown in greater detail in FIG. 13 and comprises 8 units $\mathbf{4 8 0} a-h$. Each OR/exclusive-OR unit can perform an OR or exclusiveOR (as determined by bits 4 and 5 of the function generator register 274) on a pixel data bit from the flopper and from the display RAM and can store the resultant pixel data bit in the display RAM.

A typical unit 480a is shown in greater detail in FIG. 25. The unit 480a has an input connected to the output line $377 a$ (which is one of the input lines $482 a$ in FIG. 11C) which carries the pixel data bit PDB0 output of the flopper $324 a$ and an input $486 a$ which carries the pixel data bit PDB0 from the display RAM. The unit has an input 484a connected to the output of the NOR gate $344 e$ of the latch 334 associated with bit 4 of the function generator register 274. Bit 4 determines whether or not the OR function is performed. The input line $484 a$ is also connected to an inverter (not shown) having an output connected to an input 494. The unit has an input $484 b$ connected to the output of the NOR gate $344 f$ associated with bit 5 of the expand register which controls whether or not the exclusive-OR function is performed. The input line $384 b$ is also connected to an input line 496 by an inverter 498.
The input line $377 a$ (the PDB0 bit from the flopper) is connected by an inverter 500 which is connected to a line 502. The input line $486 a$ (for the PDB0 bit from the display RAM) is connected to a latch indicated generally at 504 which latches up the pixel data bit from the display RAM until the pixel data bit from the flopper arrives for the OR or exclusive-OR function. The latch 504 has an output line 506 which is connected to a line 508 by an inverter 510.
The unit $480 a$ further comprises a programmed logic array indicated generally at 512 which performs either 6 the OR function or exclusive-OR function (or neither) as determined by bits $\mathbf{4}$ and 5 of the function generator register. The PLA 512 has output lines 514a-e selec-
tively coupled by a plurality of pull-down transistors 516 to the lines 500, 502, 508, 377a, 494a. 494, 484b, and 496. The lines 514a-e are connected to a NOR gate 516 having an output connected to an inverter 518 which has an output $492 a$ (of lines 492 FIG. 11C).

To illustrate the operation of the unit 480a, it will be assumed that bits 4 and 5 of the function generator register have the values 0 and 1 , respectively, which indicates an OR function is to be performed. When bit 4 is a logical 0 , line $484 a$ is a logical 1 which pulls-down the lines 514 $a, 514 b$ and 514d to a logical 0. The PDB0 bit from the flopper carried on the line $377 a$ is inverted by the inverter 500 and recomplemented by the pulldown transistor $516 a$ so that line 514c carries the PDB0 5 bit from the flopper in the uncomplemented form. The PDB0 bit from the display RAM is complemented by the inverter 510 and recomplemented by the pull-down transistor $\mathbf{5 1 6} b$ so that the line 514e carries the PDB0 bit from the display RAM in the uncomplemented form. 20 Thus, if either the line 514c or line 514e is a logical 1 , the output of the NOR gate 516 will be a logical 0 which is inverted by the inverter 518 to a logical 1 on line $492 a$. However, if both the lines $514 c$ and $e$ are logical 0 , the output of the NOR gate 516 is a logical 1 and the output of the inverter 518 is a logical 0 . Thus, the logical $O R$ function is performed on the PDB0 bits from the display RAM and from the CPU transmitted through the flopper.

To perform an exclusive-OR function, bits 4 and 5 of 30 the function generator register are set to 1 and 0 , respectively. The input line 494 then is a logical 1 which pulls the lines $514 c$ and $514 e$ to a logical 0 . Also, the line $484 b$ is a logical 1 which pulls the line $514 d$ in addition to a logical 0 . The line 377a which carries the PDB0 bit from the CPU (transmitted through the flopper 324a) is coupled to the line $514 b$ by a pull-down transistor 516 c . The line 508 which carries the complemented PDB0 bit from the display RAM is coupled to the line $514 b$ by a pull-down transistor 516d. Thus, if the PDB0 bit from 0 the CPU is a logical 0 and the complemented PDB0 bit from the display RAM is a logical 0 (i.e., the PDB0 bit from the display RAM is a logical 1) the logic state of the line $514 b$ will be a logical 1 resulting in the output of the NOR gate 516 being a logical 0 and the output line $45492 a$ of the OR/exclusive-OR unit 480a being a logical 1. Otherwise, the logic state of the $514 b$ line is a logical 0 and the logic state of the output line $492 a$ depends upon the logic state of the line $514 a$.

The line $\mathbf{5 0 2}$ which carries the complemented PDBO 50 bit from the CPU is coupled to the line $514 a$ by a pulldown transistor 516e. The line 506 which carries the PDB0 bit from the display RAM is coupled to the line $514 a$ by a pull-down transistor 516 . Thus, if the complemented PDB0 bit from the CPU is a logical 0 (i.e., the PDB0 bit from the CPU is a logical 1) and the PDB0 bit from the display RAM is a logical 0 , the logic state of the line $514 a$ will be a logical 1 causing the output of the NOR gate 516 to be a logical 0 and the output of the OR/exclusive-OR unit 480a at the output line $492 a$ to be a logical 1.

If both the PDB0 bit from the display RAM and from the CPU are both 0 or alternatively are both 1, the logic state of both lines $514 a$ and $b$ will be a logical 0 causing the output of the NOR gate 516 to be a logical 1 and the output line 492a of the OR/exclusive-OR unit 480 $a$ to be a logical 0 . Thus, the exclusive-OR function may be performed on the PDBO bits from the display RAM and the CPU.

In a similar manner, a logical OR or exclusive-OR function can be performed on the PDB1-PDB7 bits from the CPU and the display RAM by the units $480 b-h$ shown in FIG. 13. The output line 492 of each OR/ex-clusive-OR unit $480 a-h$ is connected to the tri-state buffer indicated generally at 488 which is in turn connected to the memory data bus 490 . The tri-state buffer 488 has 8 units $488 a-h$.
A typical tri-state buffer unit $488 a$ is shown in greater detail in FIG. 26. The unit $488 a$ has an input/output line 522 connected to the MD0 bit of the memory data bus 490. The tri-state buffer unit $488 a$ also has an output line 524, and an input line 526 connected to the DATEN control signal. When the DATEN control signal is low, the logic state of the output line 522 is the same as the data bit carried on the input line $492 a$ from the OR/ex-clusive-OR unit $480 a$. In this manner, the pixel data outputted from the OR/exclusive-OR unit may be transmitted to the display RAM at an address supplied through the address chip.
The CPU may read an intercept register 528 (FIG. 11C) having address 8 H to determine if an intercept occurred during a write to the display RAM in which the OR or exclusive-OR function is utilized. An "intercept" is defined as the writing of a non-zero pixel data value at a location in the display RAM that previously contained a non-zero pixel data value. The intercept register 528 has an input connected to the 4 -bit output line $482 b$ of the flopper $324 b$ and an input connected to the 4 bit output line $482 a$ of the flopper $324 a$ by which the pixel data bits from the CPU may be inputted. The intercept register 528 also has an 8 -bit input line 530 connected to the OR/exclusive-OR circuit 480 by an 8 -bit line 530 . The output of the intercept register 528 is connected by an 8 -bit output line 532 to the input of a 2-to-1 multiplexer 534

The intercept register 528, shown in greater detail in FIG. 13, comprises 8 units $528 a-h$. A 1 in a particular intercept register unit means that an intercept has occurred. Since a pixel is represented by 2 bits of data, a byte of pixel data represents 4 pixels and thus has 4 pixel positions. Intercept register units $528 a-d$ indicate whether an intercept has occurred in any of the 4 pixel positions in the last write to the display RAM in which the OR or exclusive-OR functions were utilized. The unit $528 a$ indicates whether an intercept has occurred in the first pixel position with the unit $\mathbf{5 2 8} b$ indicating whether an intercept has occurred in a second pixel position, etc.

The unit $528 a$, typical of the units $\mathbf{5 2 8} a-d$, is shown in greater detail in FIG. 27. The unit $\mathbf{5 2 8} a$ comprises a NOR gate 536 having an input 538 (connected to one of the lines 482a, FIG. 11C) for the PDB0 pixel data bit and an input 540 (connected to one of the lines $482 b$, FIG. 11C) for the PDB1 pixel data bit from the CPU. PDB0 and PDB1 represent a pixel that is being ORed or exclusive-ORed with pixel data contained in the display RAM. The unit 528 a further comprises a NOR gate 542 having an input 530a for the PDB0 bit from the display RAM latched up in the unit $480 a$ of the OR/exclusiveOR circuit 480 and an input $530 b$ for the PDB1 pixel data bit from the display RAM latched in the unit $480 b$ of the OR/exclusive-OR circuit.
The output of the NOR gate 536 and the NOR gate 542 are connected to NOR gate 548 having an output line 550. Line 550 is connected by a transistor switch 552 to an inverter 554 having an output line 556.

The multiplexer 534 is shown to comprise 8 units 534a- $h$ in FIG. 13. Each unit selects either a bit of data
from the intercept register 528 or a bit of data from the display RAM latched up in the OR/exclusive-OR circuit 480 depending upon the logic state of input select signals.

A typical multiplexer unit 534a is shown in FIG. 29 to comprise an AND gate 572 having an input $532 a$ (one of the 8 bit input lines indicated as 532 in FIG. 11C) connected to the complemented output of the intercept register unit $528 a$ at line 556 (FIG. 27) and a select input 576 connected to the intercept registers select line 222. An AND gate 578 has an input $570 a$ (which is one of the input lines indicated as 570 in FIG. 11C) connecting the complemented latch output of exclusive-OR unit 480 h and a select input 582. The outputs of the AND gate 572 and 578 are connected to a NOR gate 584 having an output line $588 a$ which is the output line of the unit $534 a$ (and is one of the 8 lines indicated at 588 in FIG. 11C connecting the multiplexer 534 to the tri-state buffer 273).

If the select signal line 582 is a logical 0 , then the output of the AND gate 578 is a logical 0 . And, if the intercept register select line 222 is a logical 1, then the input line 576 is also a logical 1 and the output of the AND gate 572 will be the same as the logic state of the input line $532 a$ carrying the complemented data bit from the intercept register. The NOR gate 584 will then recomplement the data. Since the data from the intercept register is in complemented form, the data appearing on the output line 588 will be uncomplemented. Conversely, if the intercept register select line 221 is a logical 0 and the select input 582 is a logical 1 , then the complemented data from the display RAM latched up in the OR/exclusive-OR circuit 480 will appear in uncomplemented form on the output line 588. The data on the output line 588 will be transmitted to the CPU via the microcycle data bus 66 .

The select line 582 is shown in FIG. 13 to be connected to a line 583 which carries the select signal MENB1 which generated by the logic elements indicated generally at 585. The inputs to the elements $\mathbf{5 8 5}$ include the CPU control signal M1.

The Z-80 CPU requires instruction data to arrive in an M1 cycle (instruction fetch) at a different time than data during non- $\overline{\mathrm{M1}}$ cycles. The data latched up in the OR/exclusive-OR circuit may be instructions that were stored in a scratchpad portion of the display RAM. The elements 585 which generate MENB1 which loads the instruction onto the microcycle data bus 66 (via the output lines 588 and tri-state buffer 273), insert a delay so that the instructions arrive at the CPU at the proper time.

It should be noted that non-M1 cycle data from the RAM may be transferred directly from the memory data bus $\mathbf{4 9 0}$ to the microcycle data bus 66 via tri-state buffer $\mathbf{2 7 3}$ on the clock signal $\overline{\text { ZIP }}, \overline{\text { ZIP }}$ is a function (as is MENB1) of the CPU control signals MREQ, $\overline{\mathrm{RD}}$ and some address bits (so that it can be determined that RAM is being accessed) and is generated by the logic elements indicated generally at 589 and 591 which include a latch 593 (FIG. 13 with each bit of the latch logically similar to that shown in FIG. 15) for the address bits.

Briefly summarizing the operation of the function generator of the data chip, the CPU can update the pixel data stored in the display RAM by transferring pixel data from the ROMs to the display RAM at addresses sent to the display RAM via the address chip. However, numerous modifications to this pixel data can be per-

Each byte of pixel data read is conducted on the memory data bus 490 (FIG. 11C) to the tri-state buffer 488. The 8 -bit output line 486 of the buffer 488 is connected to an 8 -bit line 590 which divides into two 4-bit lines $592 a$ and $592 b$. The line $592 a$ is connected to a 4-bit shift register 594 with the line $592 b$ connected to a 4 -bit shift register 595. The shift register 594 stores the low pixel data bits PDB0, PDB2, PDB4 and PDB6 and shift register 595 stores the high pixel data bits PDB1, PDB3, PDB5 and PDB7, of the 4 pixels represented by a byte of pixel data read from the display RAM. The output of the shift registers 594 and 595 are connected by lines $596 a$ and $596 b$, respectively, to the inputs of a multiplexer 598.

The multiplexer 598 has inputs "SERIAL 1" and "SERIAL 0" and two inputs from a background color register 600. The multiplexer $\mathbf{5 9 8}$ has 2 select inputs 602 and 604 to output 2 pixel data bits from either the shift registers 594 and 595 or the SERIAL 0 and SERIAL 1 inputs, or the background color register 600. The multiplexer 598 will operate to select pixel data bits from the background color register 600 when the pixels to be displayed on the display screen are located in the background area indicated at 608 (FIG. 5) of the display screen. The multiplexer 598 will select the pixel data bits from the shift register 594 and 595 (low resolution mode) when the pixels being displayed are located in 50 the area indicated at 610 of the display screen (FIG. 5). Pixel data bits SERIAL 1 and SERIAL 0 will be selected for the area 610 when the video processor is operated in the high resolution mode.

The inter-connection of the shift registers 594 and 595 within the data chip is shown in FIG. 13. Each bit of the shift registers $594 a-d$ and $595 a-d$ has an input P connected to the tri-state buffer 488 by a buffer indicated at 611. (The buffers 611 are logically similar to that shown in FIG. 18). Also each bit has clock inputs $C$ and $C$, a load input $L$, and an input $D$ from the previous register bit (except bits $594 a$ and $595 a$ which have their $D$ input grounded) and an output $Q$ to the succeeding register bit. The shift register 594 latches up the low pixel data bits of the 4 pixels represented by a byte of pixel data 65 read from the display RAM and the shift register $594 b$ latches up the high pixel data bits. Thus, register bits $594 a-d$ latch up pixel data bits PDB0, PDB2, PDB4 and PDB6.

The output of the register bit 594d is connected by the line 596a to the multiplexer 598. The data stored in the shirt register 594 is shifted one bit position upon the activation of the clock signals such that pixel data bit PDB0 is shifted to the register bit 594b, pixel data bit PDB2 is shifted to the register bit 594c, pixel data bit PDB4 is shifted to the register bit 594d and PDB6 is shifted to the multiplexer 598. The high pixel data bits are loaded and shifted in the shift register 595 at the same time as the low pixel data bits in a similar manner. (A typical shift register bit is shown in greater detail in FIG. 30).

The clock signals for the clock inputs C and $\overline{\mathrm{C}}$ of the shift registers are PXCLK and PXCLK which are the outputs of the buffer shown at 621 in FIG. 13. The input signal of the buffer 621 is a clock signal PX which is generated by the clock generator in FIG. 11D. PX occurs synchronously with the display of the pixels on the display screen. The generation of the clock signal PX will be described more fully later.

The load signal for loading pixel data into the shift registers 594 and 595 occurs once every four $\operatorname{PX}$ pulses since a byte of data from the display RAM represents four pixels. The generation of the load signal will also be more fully described later.

The multiplexer 598 is shown in FIG. 13 to have the input lines $596 a$ and $b$ from the shift registers 594 and 595, the input lines 608 and 610 for the SERIAL 0 and SERIAL 1 pixel data bits and the input lines 612 and 614 from the background color register 600 selectively coupled by pull-down transistors 616 to transistor switches 618 . The output of the transistor switches 618 are selectively coupled to the output lines 620 and 622 by the two buffers 385 . (A typical buffer 385 is shown in FIG. 22.) The output lines 620 and 622 carry the pixel data bits " $Z$ " and " $Y$ ", respectively, which (together with the left/right bit) select a color register. The gates of the transistor switches 618 are selectively coupled to the outputs of a plurality of logic gates 623. The inputs of the logic elements 623 are selectively coupled to the input line 604 so that when the logic state of the line 604 is a logical 0 , the pixel data bits from the background color register are conducted to the output lines 620 and 622. The logic elements 623 are also selectively coupled to the input line 602 from the low/high resolution mode flip-flop 606 (FIG. 13) such that when the logic state of the line 602 is a logical 0 (and the logic state of the input line 604 is a logical 1) the pixel data bits on the input lines $596 a$ and $b$ from the shift registers are conducted to the output lines 620 and 622. Otherwise, the pixel data bits SERIAL 0 and SERIAL 1 are conducted to the output lines 620 and 622 when the logic state of the input line 602 is a logical 1.
Referring back to FIG. 11C, the background color register 600 is a 2 bit register having inputs connected to the data bus $66 a$ by a 2 -bit line 624 . The 2 bits stored therewithin (together with the left/right bit) identify one of the 8 color registers which determines the color and intensity of the background area indicated as area 608 in FIG. 5. The background color register 600 has the address 9 H which activates the register select line 220 by which these 2 bits may be changed. (The circuitry of the storage unit for each bit of the background color registers is logically similar to that shown for the latch in FIG. 15).

In order to determine when the multiplexer 604 should select the pixel data bits from the background color registers 600, the data chip further comprises a
vertical position counter 626 and a horizontal position counter 628 shown in FIG. 11B. The vertical position counter 626 counts the number of lines of pixels as they are displayed in a raster scan. A "HORIZONTAL DRIVE" signal occurs with each line of pixels displayed. A "VERTICAL DRIVE" signal occurs once every field. Both the HORIZONTAL DRIVE and VERTICAL DRIVE signals are generated in another portion of the data chip circuitry to be discussed later. The vertical position counter 626 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals and counts each HORIZONTAL DRIVE signal (corresponding to a line of pixels displayed) and resets with each VERTICAL DRIVE signal. There is further provided a vertical "blank" register 630 having an 8 -bit input line 632 connected to the data bus $66 a$. The vertical blank register 630 has address AH and contains the line number at which the background color (indicated by the background color register 600 ) will be displayed to the bottom of the screen. Through inputting this vertical line number to the vertical blank register 630, the bottom border line 634 (FIG. 5 ) may be set.

The vertical position counter 626 continues counting even after the raster scan has reset to the top of the screen. Hence the pixels at the top of the screen will continue to be defined by the background register. When the counter 626 reaches 162 , it will reset which causes the next line of pixels to be defined by the display RAM and defines the top border of the background area.

The vertical blank register 630 further allows display RAM that would normally be utilized to store pixel data for the area 610 to be used for scratch pad memory. Thus, if the vertical blank register is set to 0 , the entire display RAM can be used for scratch pad. In the low resolution embodiment, the register should be set to 101 or less in bits 1-7; in the high resolution system it should be set to $\mathbf{2 0 3}$ or less in bits 0-7.
The line number contained within the vertical blank register 630 is compared to the current line number indicated by the vertical position counter 626 by a "les-s-than-compare" 634 having inputs connected by lines 636 to the output and complemented output of each bit of the vertical blank register 630 and also has inputs connected to the output and complement of the output of each bit of the vertical position counter 626 by the lines 638. The output of the less-than-compare 634 goes to a logical 0 when the vertical position counter 626 reaches the number contained within the vertical blank register 630. The output of the less-than-compare is connected by a line 640 to a decoder 642 . The decoder 642 further has inputs selectively coupled by a line 644 to the output and complemented output of the bits of the horizontal position counter 628.

The horizontal position counter 628 counts the pixel positions of a line as the pixels are being displayed. The horizontal position counter 628 has an input for the clock signal $\Phi$ which changes synchronously with the scanning of the pixel positions of the raster scan. The horizontal position counter 628 has an additional input for the HORIZONTAL DRIVE signal and resets utilizing the HORIZONTAL DRIVE signal. The decoder 642 has set and reset lines 646 connected to the inputs of a flip-flop 648 . The flip-flop 648 has an output line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The decoder 642 decodes the output from the horizontal position counter 628 such that the flip-flop 648 is
set when the horizontal position counter reaches a first number which defines the left margin of the background area. The output of the flip-flop 648 when set, causes the multiplexer 598 to switch from background color register $\mathbf{6 0 0}$ to either the shift register $\mathbf{5 9 4}$ and $\mathbf{5 9 5}$ or the SERIAL 0 to SERIAL 1 inputs. When the horizontal position counter 628 reaches a preset second number (corresponding to a second position in each line of pixels on the display screen and defining the right margin) the decoder 642 resets the flip-flop 648 causing the multiplexer 598 to switch back to the background color register 600 such that the pixels being displayed on the screen are then defined by the background color register 600.

In this manner, the pixel data defining the pixels of 1 each horizontal line may be drawn from first the background color register then from the shift registers which shift data from the display RAM and then back to the background color register as shown in FIG. 5. When the vertical position counter 626 reaches the line number stored in the vertical blank register 636, the less-than-compare 634 inhibits the decoder 642 from setting the flip-flop 648 for the remaining lines of the frame. Since the flip-flop 648 is not reset, the multiplexer 598 (FIG. 11C) will not switch from the background color register so that the remaining pixels to be displayed will be defined by the pixel data bits stored within the background color register 600 . Since the vertical position counter does not reset until after the top background area has been scanned, these pixels will also be defined by the background register.

FIG. 13 details the interconnection of the vertical position counter 626 within the data chip and shows the counter 626 to comprise a 9 bit counter. (The logic circuitry of the least significant bit $626 a$ is shown in FIG. 24). Logic circuitry typical of the bits $626 b-h$ is similar to that shown in FIG. 24 with the addition of the elements shown in phantom. Logic circuitry typical of the $\mathbf{6 2 6 i}$ is similar to that for bits $\mathbf{6 2 6} b-h$ excluding the NOR gate 650.

The vertical blank register 630 is shown in FIG. 13 to comprise an 8 -bit register (with the logic circuitry of each bit similar to that shown in FIG. 15.) The logic circuitry of the less-than-compare 634 is indicated generally at 634 and comprises a plurality of NOR gates 652 and a PLA comprising pull-down transistors 654 and pull-up transistors 656 selectively coupled to the vertical blank register 630, vertical position counter 626, and output line 640 connected to the decoder indicated generally as 642 .

The horizontal position counter indicated generally at 628 comprises an 8 -bit latch $\mathbf{6 5 8 a - h}$ and a plurality of pull-down transistors 660 and a plurality of pull-up transistors 662. (The logic circuitry of the least significant bit $658 a$ of the binary counter 628 is shown in greater detail in FIG. 31 with the logic circuitry of bit $658 b$, typical of bits $658 b-h$, shown in greater detail in FIG. 32.) The horizontal position counter 628 is connected by 10 output lines indicated generally at 644 to the decoder 642 which comprises a plurality of pulldown transistors 664 and pull-up transistors 666. The decoder 642 has additional inputs "PX" and $\Phi 2$ clock signals. The set and reset output lines 646 are connected to the inputs of the flip-flop indicated generally at 648. Flip-flop 648 has an output line 604 which is connected 65 to a select input of the multiplexer 598 (FIG. 11C).

The $\bar{Q}$ output of the least significant bit $658 a$ of the horizontal position counter 628 is connected to the in FIG. 33.) The output of each exclusive-OR unit is coupled to an output line 686 by a plurality of pulldown transistors indicated generally at 688. The line 686 is coupled to the voltage source VDD by a pull-up transistor 690 and to the left/right output line 682 by an inverter 692.

As previously discussed, two pixel bits are used to represent each pixel on the screen. These bits, referred to as $Y$ and $Z$, may be read from the display RAM or from the background color register. These two bits, along with the left/right bit which is set by crossing the horizontal color boundary, map each pixel to one of the 8 different color registers. The value in the color register then defines the color and intensity of the pixel on the screen associated with the pixel data bits. The intensity of the pixels is defined by the 3 least significant bits of each color register, 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits.

The color registers have addresses $0-7 \mathrm{H}$; register 0 having address 0 H , register 1 having address $\mathbf{1 H}$, etc.

Referring back to FIG. 11B, a serial data decoder 694 decodes the bits $Y$ and $Z$, and the left/right bit to determine to which of the color registers 224 the bits point. The serial data decoder 694 comprises a gate indicated generally at 696 in FIG. 13 and has the $Z$ input line 620 , the $Y$ input line 622 and the left/right input 682 with the clock signal inputs $7 \overline{\mathrm{M}}$ and 7 M . The serial data decoder 694 further comprises a PLA 698 having pull-down transistors 700 and pull-up transistors 702. The PLA 698 and 8 output lines indicated generally at 704 with one each connected to one of the color registers 224. A particular logic state of the pixel data bits Y, Z, and left/right activates a particular output line 704 which enables the corresponding color register to output its contents. In this manner, these pixel data bits point to a unique color register.

When a color register is selected or identified, the contents of the color register is outputted to a latch 706 shown in FIG. 11B which has five output lines 708 connected to a color decoder 710 for the five color bits and 3 outputs connected to serially connected latches 712 and 714 by the line 716, for the 3 intensity bits. The output of the latch 714 is connected to an intensity decoder 718.
The intensity decoder 718 has further inputs for the "SYNC" and "BLANK" NTSC standard signals. These signals, together with the 3 intensity bits from the selected color register, determine the analog values of the signal "VIDEO" at output line 720 together with a reference voltage of 2.5 volts at line 722.

The color decoder 710 further has inputs for the NTSC standard signals "BURST" and "BLANK" which, together with the 5 color bits from the selected color register, determine the analog values of the "R-Y" signal on line 724 and the " $\mathrm{B}-\mathrm{Y}$ " signal on line 726.
The 8 color registers, shown in greater detail and indicated at 224a-h, each comprise an 8 bit register having register select lines 216a-h, respectively, and output enable lines 704a-h, respectively. Each color register is connected to the 8 -bit data bus $66 a$ so that any particular register may be addressed when its corresponding register select line is enabled in order to load the register with the color and intensity data. (A register bit 24060 , typical of the other register bits of the color registers 224 is shown in greater detail in FIG. 34.)

The Q output of each bit of the color registers is connected to the 8 bit latch indicated generally at 706 . The latch 706 has five outputs connected by a buffer 728 to the color decoder indicated generally at 710. (The unit $728 a$ typical of the five units of the buffer 728 is shown in greater detail in FIG. 35.)
The color decoder 710 converts the 5 digital bits from 5 a color register into the analog color video signals R-Y and B-Y. The color decoder 710 comprises a PLA 730 (for the R-Y signal) and a PLA 740 (for the B-Y video signal) the outputs of which are coupled to the gates of a plurality of transistor switches 742 and 744 , respectively. The inputs of the switches 742 and 744 are selectively coupled to a plurality of series-connected resistors 746. The output of the switches 742 are connected to the output line 724 for the R-Y color video signal and the switches 744 are connected to the output line 726 for 6 the B-Y color video signal.

The 3 outputs of the latch 706 for the 3 intensity bits from the color registers 224 are connected to the latch
indicated at 712 whose outputs are connected to the latch 714. The output of the latch 714 is connected to the intensity decoder indicated generally at 718. The additional latches $\mathbf{7 1 2}$ and 714 provide a timing delay. The intensity decoder 718 decodes the 3 intensity bits from a color register and converts them into the analog intensity signal "VIDEO". The intensity decoder 718 comprises a PLA indicated generally at 748 whose output is coupled to the gates of the plurality of transistor switches 750. The input of the transistor switches 750 are selectively coupled to the series-connected resistors 752 with the output of these switches 750 connected to the VIDEO signal line 720. The intensity decoder 718 further supplies a 2.5 reference voltage on the line $\mathbf{7 2 2}$ from the series-connected resistors 752.

A clock generator 754 shown in FIG. 11D uses the 7 M and 7 M clock signals ( 7.159090 MHz square waves) to generate $\Phi \mathrm{G}$ and PX . These are the clock signals for the system. The frequency of $\overline{\mathrm{PX}}$ is half that of 7 M and the frequency of $\Phi \mathrm{G}$ is half that of $\overline{\mathrm{PX}}$.
The clock generator 754, shown in greater detail in FIG. 13, comprises a divide-by-2 counter indicated generally at 756 having inputs 7 M and $7 \overline{\mathrm{M}}$. The divide-by- 2 counter 756 has an output line 758 which carries the clock signal PX. The clock generator 754 further comprises a second divide-by- 2 counter indicated generally at 760 which has inputs 7 M and $7 \overline{\mathrm{M}}$ and the input PX from the divide-by- 2 counter 756. The output of the divide-by- 2 counter 760, line 762, is connected to a buffer indicated generally at 764 which has the output line 766 which carries the clock signal $\Phi \mathrm{G}$. The output line 762 is also connected to an inverter and buffer indicated generally at 768 which has the output line 770 for the clock signal $\Phi 1$ which is the same as $\Phi G$ and the output 772 for the clock signal $\Phi \mathbf{2}$ which is the inverse of clock signal $\Phi \mathrm{G}$.

The clock generator 754 has an input 774 connected to the output of a third signal generator indicated generally at 776 which has inputs $7 \mathrm{M}, \overline{7 \mathrm{M}}$ and the HORIZONTAL DRIVE signal on the input line 778. The generator 776 generates a clear signal as a function of the HORIZONTAL DRIVE, 7 M and $\overline{7 M}$ clock signals which clears the clock generator 764.

The relationship between 7 M , HORIZONTAL DRIVE, $\Phi G$ and $\overline{P X}$ is illustrated in FIG. 41. The frequency of $\overline{\mathrm{PX}}$ is half that of 7 M and the $\Phi \mathrm{G}$ clock signal is $\frac{1}{4}$ of 7 M . There are 455 cycles of 7 M per horizontal line of pixels displayed and 113 and of $\Phi \mathrm{G}$ cycles per horizontal line. Because of the extra $\frac{3}{4}$ cycle, $\Phi \mathrm{G}$ must be resynchronized at the beginning of each line. This is done by the clear signal generator 776 which "stalls" $\Phi \mathrm{G}$ for 3 cycles of 7 M and is initiated by clock signal HORIZONTAL DRIVE. $\overline{\mathrm{PX}}$ is also stalled for the same amount of time.
FIG. 11E shows a television sync generator 780 which also uses the clock signal 7 M and 7 M to generate NTSC, SYNC, BURST and BLANK signals to be sent to the intensity decoder 718 and color decoder 710 (FIG. 11B). Also generated are the HORIZONTAL and VERTICAL DRIVE signals. The TV sync generator comprises a $\Phi \mathbf{A}$ and $\Phi \mathbf{B}$ generator 782 having the 7 M and 7 M clock inputs. The generator 782 has output lines 784 and 786 for the $\Phi A$ and $\Phi B$ clock signals, respectively, connected to a horizontal counter 788. The counter 788 has output lines 790 connected to input of a vertical counter 792 and outputs 794 connected to the inputs of a decoder 796. The horizontal counter 788 counts the ФA and $\Phi$ B clock pulses and the decoder 794
decodes the output of the counter 788 to provide a HORIZONTAL BLANK signal on a line 800，a BURST signal on a line 802 and a HORIZONTAL DRIVE signal on a line 804．A decoder 806 is con－ nected to the output of the vertical counter 792 and provides a VERTICAL BLANK signal on a line 808， two signals related to a VERTICAL SYNC signal on lines 810 and 811 connected to inputs of the decoder 796 and a VERTICAL DRIVE signal on a line 812.
An OR gate 818 has inputs connected to the HORI－ ZONTAL BLANK signal line 800 and to the VERTI－ CAL BLANK signal line 808 and has an output line 820 for the BLANK signal．The decoder 786 decodes the input lines 810 and 811 as well as the count of the counter 788 to produce the SYNC signal on line 798.

The SYNC，BLANK and BURST signals are NTSC standard timing signals and are utilized to generate the R－Y，B－Y and VIDEO signals．The HORIZONTAL DRIVE and VERTICAL DRIVE signals are used to synchronize the data chip with the address chip as well as to provide clock signals for the vertical position counter 626 and horizontal position counter 628 （FIG． 11B）．The HORIZONTAL DRIVE signal occurs once every horizontal raster scan line（ 63.5 microseconds）， and VERTICAL DRIVE occurs once every field（16．6 milliseconds）．

The $\Phi A$ and $\Phi B$ generator 782 is shown in FIG． 13 to comprise a counter 822 which is connected to an output buffer（indicated generally at 824）having output line $\mathbf{8 2 6}$ for the $\Phi A$ clock signal and output line 828 for the $\Phi$ B output signal，which are 2.045 MHz ．（The counter $\mathbf{8 2 2}$ is shown in FIG． 36 to comprise a＂divide by 31⿳亠口冋 counter having the input clock signal 7 M and $\overline{\mathrm{7M}}$ ．）

The counter 788 has 8 bits， $788 a-h$ ，and a pro－ grammed logic array，or PLA indicated generally at 830．（The logic circuitry of the counter bits $788 a-g$ are logically similar to those shown in FIGS． 31 and 32 for the horizontal position counter 628 with the logic cir－ cuitry of the bit $788 h$ shown in greater detail in FIG． 37．）The horizontal counter 788 is a divide－by－ 130 counter and has a frequency of 63.5 microseconds．The Q and $\overline{\mathrm{Q}}$ outputs of the bits $\mathbf{6 2 8 a - h}$ of the counter 788 are connected to the decoder indicated generally at 786 which comprises a programmed logic array 832．The output of the PLA 832 is selectively coupled to 3 flip－ flops $834-836$ either directly or by logic elements 838. （The flip－flop 834 is typical of the flip－flop 834－836 and is shown in greater detail in FIG．38．）

The flip－flop 836 has an output line $\mathbf{8 0 0}$ which carries the HORIZONTAL BLANK signal and is connected to the OR gate $\mathbf{8 1 8}$ which comprises a NOR gate $\mathbf{8 4 0}$ and an inverter 842．An output line 802 of the flip－flop 835 （via a buffer 385）carries the BURST signal with the output line 798 of the flip－flop 834 （via a buffer 385 carrying the SYNC signal．）An output line 804 of the delay elements 839 from the decoder PLA 786 carries the HORIZONTAL DRIVE signal．

The Q output of the bit $788 b$ of the counter 788 is connected to the input 2 of a flip－flop 850 （shown in greater detail in FIG．39．）The outputs $\mathbf{C}$ and $\overline{\mathrm{C}}$ of the flip－flop 850 have a frequency of half that of the hori－ zontal counter 788 and are connected to the clock in－ puts of the counter 792 having bits 792a－j．The counter 792 is a divide－by－ 512 counter and has a period of $1 / 30$ of a second．（The counter bits $792 b-j$ are logically simi－ lar to those shown in FIG． 24 with the bit 792a also logically similar but excluding those elements shown in phantom．）The Q and $\overline{\mathrm{Q}}$ outputs of the bits of the
counter 792 are selectively coupled to a programmed logic array indicated generally at $\mathbf{8 5 2}$ of the decoder 806．An output line 853 of the PLA 852 is connected to a flip－flop 856 （shown in greater detail in FIG．38）hav－ ing an output line 857 ．The output line 857 carries the VERTICAL BLANK signal and is connected to an input of the NOR gate 840 ．An output line 854 is con－ nected to a shift register bit $\mathbf{8 5 8}$（shown in greater detail in FIG．23）．The output of the shift register 858 is con－ nected to a plurality of logic elements 859 having addi－ tional clock signal inputs $\Phi 1$ and $\Phi 2$ and an output line 860 which carries the VERTICAL DRIVE signal．The line $\mathbf{8 6 0}$ is connected by a buffer $\mathbf{8 6 2}$ to the VERTICAL DRIVE pad 864.

FIG． 42 illustrates the relationship between SYNC， VERTICAL BLANK and VERTICAL DRIVE sig－ nals．Each division represents 1 horizontal scan of the raster scan．

FIG． 43 illustrates the relationship between the sig－ nals HORIZONTAL DRIVE，HORIZONTAL BLANK，SYNC and color BURST with each horizon－ tal division equal to $3 \frac{1}{2}$ cycles of the clock 7 M ．The pattern repeats every 455 cycles of 7 M ．The shaded area voltages are determined by the pixel data bits from the display RAM．The color BURST signal time occurs when B－Y is at 1.7 v and the SYNC signal time occurs when VIDEO is at 0 v ．The relationship between the HORIZONTAL DRIVE and VERTICAL DRIVE signals is illustrated in FIG． 41.

In memory write cycles，in which data is written to the display RAM，a control signal WRCTL（generated by the address chip）is activated and a memory control circuit 882 （FIG．11F）of the data chip generates the DATEN control signal．The function generator（FIG． 11C）takes the data from the CPU from the microcycle data bus 66 and transfers it to the memory data bus in conjunction with the DATEN control signal．Of course，if the data is to be modified，the function genera－ tor will modify the data as required as it places the data on the memory data bus．The memory control circuit 882 has an additional input for another address chip generated control signal LTCHDO and an output line 884 at which the memory control circuit 882 outputs a second control signal which is a function of the LTCHDO control signal．The relationship between the data chip control signal DATEN and the address chip control signal WRCTL is shown for two memory write operations in FIGS．12A and D．

The memory control circuit is shown in greater detail in FIG． 13 and is indicated generally at 882．The mem－ ory control circuit has an input line 886 for the WRCTL control signal which is connected by a plural－ ity of logic elements $\mathbf{8 8 8}$ to a flip－flop $\mathbf{8 9 0}$ having an output line 892 which carries the DATEN control sig－ nal．The logic elements 888 include the transistor switch 889 which has a clock signal line 891 connected to the gate of the switch 889．The clock signal on the line 891 is a function of the clock signals $\Phi 1, \mathrm{PX}$ and $\overline{\mathrm{PX}}$ ．The output line 892 （which carries the DATEN control signal is connected to a DATEN pad 896 by a buffer 385 and a buffer 894．The buffer 385 also has an output line 898 which also carries the DATEN control signal．

The memory control signal $\mathbf{8 8 2}$ further has an input line $\mathbf{9 0 0}$ for the LTCHDO control signal from the ad－ dress chip．Line 900 is connected by a resistor and an inverter 902 to a NOR gate 904 having an additional input connected to the control signal line 891 and an input connected to the control signal $\mathbf{\Phi 2}$ ．The output of
the NOR gate 904 is connected by a buffer 385 to an output line 884. The LTCHDO control signal from the address chip indicates to the data chip when valid data from the display RAM is present on the memory data bus. The OR/exclusive-OR circuit 480 (FIG. 13) utilizes the control signal on the output 884 which is a function of the control signal LTCHDO to latch-up data from the memory data bus which is utilized in the OR and exclusive-OR operations.

Referring now to FIG. 13, the data chip generates two further control signals, INPUT on a line 908 and OUTPUT on a line 910. These control signals are generated by the logic elements indicated generally at 912 which have an input line 914 for the IORQ CPU control signal, an input line 916 which carries the CPU control signal M1, and an input line 918 which carries the CPU control signal RD. The signals INPUT and OUTPUT indicate when an input or output operation is requested by the CPU and have a duration which is longer than that of the CPU control signals to compensate for delay due to the microcycler.

## ADDRESS CHIP

The address chip 56 of the video processor 52 is shown in FIG. 10 to have inputs MXD0-MXD7 from the microcycle data bus 66 with memory address outputs MA0-MA 7 connected to a latch $\mathbf{9 5 0}$ whose output is connected to the display RAM address bus 952 . The address chip relays addresses transmitted by the CPU whereby the CPU may selectively read the contents of the display RAM, sequentially generates addresses for reading the display RAM synchronously with the display of pixels on the screen represented in the display RAM and handling and generating interrupts.
The address chip further has clock inputs $\phi$ and $\bar{\phi}$ from the buffer 100, CPU control signal inputs M1, RD, IORQ, MREQ and RFSH and CPU control signal outputs INT and WAIT from and to, respectively, the CPU. Outputs carrying the address chip generated signals LTCHDO and WRCTL are connected to the corresponding inputs of the data chip 54 with inputs connected to the data chip outputs VERT. DR. and HOR DR. The address chip address bit has inputs A12-A14 connected to the CPU address bus 73, input LIGHT PEN from the light pen 62 (FIG. 2). Finally, inputs TEST, VDD, VGG and VSS are connected to +5 v , $+5 \mathrm{v},+10 \mathrm{v}$, and ground with the row address strobe signal RASO connected to an input of the logic elements indicated generally at 954 which generate the write enable (WE), column address strobe (CAS), chip select (CS) and row address strobe (RAS) signals.

The address chip 56 of the video processor 52 is shown in a block diagram in FIG. 44. The address chip 56 has a microcycle decoder 1000 which selects 12 bits of address from the data from 8 -bit data bus $66 b$ connected to the microcycle data bus 66 by a buffer 1001. The microcycle decoder 1000 is similar to the microcycle decoder 212 of the data chip and need not be discussed in detail.
A detailed circuit implementing the block diagram of the address chip is shown in FIGS. 45A-J with a composite diagram of FIGS. 45A-J shown in FIG. 46. The interconnection of the microcycle decoder 1000 within the address chip is shown in FIG. 45 (with an address bit unit A0 typical of the units A0-A7, shown in greater detail in FIG. 47 and address bit unit A8, typical of address units A8-A12 shown in greater detail in FIG. 48). The address bit units $\mathrm{A} 0-\mathrm{A} 7$ of the microcycle
decoder 1000 have an input line 1002 which carries the control signal LDL1 by which the low address bits A0-A7 are loaded. Similarly, the address bit units A8-A13 of the microcycle decoder 1000 have an input line 1004 which carries the control signal LDH1 by which the high address bits A8-A13 are loaded. The address bits are carried on the address chip data bus $66 b$ which is connected to the microcycle data bus 66 by the tri-state buffer 1001 comprising units 1001a-h (with buffer unit 1001a, typical of the buffer units, shown in greater detail in FIG. 49). The control signals LDL1 and LDH1 are generated by the logic element indicated generally at 1006 in a manner similar to that for the LDL1 and LDH1 control signals generated by the microcycle generator 106 of the data chip shown in FIG. 11A.

Referring back to FIG. 44, the outputs of the addess bit units A0-A7 of the microcycle decoder 1000 are connected to an address decoder 1008 also logically similar to the address decoder 214, (FIG. 11B) of the data chip. Thus the address decoder 1008 decodes the addresses transmitted by the CPU to activate an associated select line 1010-1018. As indicated in Table II, the address decoder 1008 will decode the address FH (when the INPUT control signal is present) which is operably connected to the horizontal feedback input register. As another example, address decoder 1008 will activate the line 1013 which is operably connected to the interrupt enable and mode registers when the address EH and the control signal OUTPUT are present.

The address decoder 1008 is shown in FIG. 45 to comprise a programmed logic array having input lines connected to the complemented and uncomplemented outputs of the address bit units $\mathrm{A} 0-\mathrm{A} 7$ of the microcycle decoder 1000, and input line 1020 for the OUTPUT control signal and an input line 1022 for the control signal INPUT. The select lines 1010-1017 of the address decoder 1008 for the horizontal feedback register, a vertical feedback register, an interrupt line register, the interrupt enable and mode register, an interrupt feedback register, a function generator register, a vertical blank register, a low/high resolution mode register, and an output line 1018 to the memory cycle generator, respectively, are also indicated.

The address bits A0-A7 from the microcycle decoder 1000, together with the address bits A8-A13 are conducted to a multiplexer 1024 which has 12 outputs as shown in FIG. 44. A scan address generator 1026 generates a 12 -bit address which is used to read pixel data from the display RAM. The scan address is generated synchronously with the raster scan of the display and incrementally increases from OH to FFFH once every field ( $1 / 60$ seconds).

The multiplexer 1024 sends either the scan address or the address from the CPU (via microcycle decoder 1000) to its 12 outputs. The outputs of the multiplexer 1024 are connected to a second multiplexer 1026 which multiplexes its 12 inputs to 6 address bits, MA0-MA5, in two "time slices" required for the $4 \mathrm{~K} \times 116$ pin RAMs which comprise the display RAM.

When the multiplexer 1024 sends the address bits from the CPU to its 12 outputs, the 12 address bits A0-A11 of the 14 input address bits A0-A13 from the microcycle decoder 1000 are selected in the low-resolution mode. In the high resolution mode, the 12 address bits A2-A13 are selected. The mode of operation, whether low or high resolution, is set by the logic statement of a low/high resolution mode flip-flop or register

1030 shown in FIG. 45. The flip-flop 1030 has the same address as the low/high flip-flop 606 of the data chip. (The logic circuitry of the flip-flop 1030 is shown in greater detail in FIG. 50.) The flip-flop 1030 has an output line 1032 shown in FIG. 44 to be connected to a select input of the multiplexer 1024 so that the proper address bits from the CPU (via the microcycle decoder 1000) are selected when the address from the CPU is to be transmitted to the outputs of the multiplexer 1024.

The scan address generator 1026 which generates the 10 12-bit address used to read pixel data from the display RAM resets with every other 40 address counts in the low resolution mode (as there are 40 bytes per horizontal display line) so that the scan address generator 1026 counts from 0 to 39 twice and then counts from 40 to 79 twice, etc. This results in each pixel of a field being scanned twice. In other words, each two-bit pixel data is utilized twice in two consecutive horizontal scans. Since a frame consists of two interleaved fields, any particular pixel extends four horizontal scan lines in the vertical direction.

The scan address generator 1026 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals generated by the data chip to synchronize the scan address generator with the data chip and the TV raster scan.

The scan address generator is indicated generally at 1026 in FIG. 45 and comprises a counter 1034 having 12-bits $1034 a-l$ and flip-flops 1036-1038. (The counter bits $1034 a$ and $1034 b$ are shown in greater detail in FIGS. 51 and 52 respectively.) Bit 1034c, typical of bits 1034c-l is also shown in greater detail in FIG. 53. As seen in FIG. 53, each of the bits $1034 \mathrm{c}-l$ comprise a latch 1039 which is activated synchronously with the HORIZONTAL DRIVE pulse so that the count is latched up with each HORIZONTAL DRIVE pulse which occurs after each 40 counts.

A line 1040 (FIG. 45) carrying the VERTICAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1042 to an input of the flip-flop 1038. The output of the flip-flop 1038 is connected to the reset input R of the counter units 1034a-l. Thus, the VERTICAL DRIVE signal operates to reset the counter $\mathbf{1 0 3 4}$ to $\mathbf{0}$ after each field has been scanned.

A line 1044 carrying the HORIZONTAL DRIVE signal from the data chip is connected by the logic elements indicated generally at $\mathbf{1 0 4 6}$ to the input of the flip-flop 1037 whose output is connected to the $D$ input of the flip-flop 1036 (which is shown in greater detail in FIG. 54.) The $Q$ and $Q$ outputs of the flip-flop 1036 are connected to the 10 and 9 inputs, respectively, of the counter bits $1034 d-l$.

The other output of the flip-flop 1037 is connected to the input of a NOR gate 1048 having another input connected to the output line $\mathbf{1 0 3 2}$ of the low/high resolution flip-flop $\mathbf{1 0 3 0}$ and still another input connected to the output of the least significant bit of a line counter to be described later. The output of the NOR gate 1048 is connected to the 1 input of the counter bits $1034 a-l$ and 60 to the 2 input by an inverter 1050 .

The output of the NOR gate 1048 will go low with every other scan line (as determined by the output of the LSB $1138 a$ of the line counter 1138) upon a HORZ DR (HORIZONTAL DRIVE) pulse when in the low resolution mode. This causes the counter to be reset to the count that was latched up in the latches 1039. Since the count latched up is 40 less than the current count, dress bits A2-A7) to a logical 0 with the outputs of the NOR gate 1064 (corresponding to the address bits A8-A13) also being driven to a logical 0 . In this manner, the NOR gates $\mathbf{1 0 5 8}$ corresponding to the address bits A0-A5 and the NOR gates 1062 corresponding to the address bits A6-A11 are selected in the low resolution mode. On the other hand, when the output of the flip-flop 1030 is a logical 1, corresponding to the high resolution mode, the NOR gates 1060 and 1064 are selected which corresponds to the address bits A2-A13.

The multiplexers 1024 and 1028 further comprise 6 NOR gates 1094, each having an input connected to the address bit outputs A0-A6 of the counter bits 1034a-f, respectively, and the 6 NOR gates 1096, each having an input connected to the address bit outputs A6-A11 of the counter bits $1034 \mathrm{~g}-l$, respectively.

The multiplexers 1024 and 1026 have a VIDNXT2 clock signal input line 1098 which is connected to an input of the NOR gates 1066 and 1080 and to the NOR 5 gate 1072 by a transistor switch 1100 and to the NOR gate 1088 by a transistor switch $\mathbf{1 1 0 2}$. The gates of the transistor switches 1100 and 1102 are connected to the clock signal $\boldsymbol{\Phi} \mathbf{1}$. The VIDNXT2 clock signal input line

1098 is also connected to the inputs of the NOR gates 1094 by the series-connected transistor switch 1104 and inverter 1106. The VIDNXT2 input line 1098 is also connected by the series-connected inverter 1108, transistor switch 1110, inverter 1112, transistor switch 1114, and inverter 1116 to the inputs of the NOR gate 1096.
The logic state of the clock signal VIDNXT2 determines whether the address bits from the CPU (via the microcycle decoder 1000) or the address bits generated by the scan address generator 1052 are conducted to the memory address bus indicated at 1118 which carries the address bits MA0-MA5. VIDNXT2 occurs 40 times a scan line and indicates that the next RAM access cycle is a "video" cycle. In a video cycle, the system reads pixel data from the display RAM to be displayed on the screen. The generation of VIDNXT2 will be described later.
The outputs of the NOR gates $1058,1060,1062,1064$ 1094 and 1096 are selectively coupled to the output lines 1120-1125 by a plurality of transistor switches 1128. The output lines 1120, 1121 and 1122 are each connected by a series-connected NOR gate 1130 and buffer 1132 (shown in greater detail in FIG. 55), to the MA0, MA1 and MA2 bits of the memory address bus 1118. The output lines 1123, 1124 and 1125 are each connected by a series-connected NOR gate 1130 and buffer 1134 (shown in greater detail in FIG. 56) to the MA3, MA4 and MA5 bits of the memory address bus 1118.
If the logic state of VIDNXT2 on line 1098 is a logical 0 , the output of the inverters 1106 and 1116 are a logical 1 which drives the outputs of the NOR gates 1096 and 1094 (corresponding to scan address generator bits A0-A11) to a logical 0. Thus, the address bits from the scan address generator are not conducted to the memory address bus 1118 when VIDNXT2 is a logical 0 . On the other hand, when the state of VIDNXT2 on line 1098 is a logical 1 indicating the next cycle is a video cycle, the output of the inverters $1070,1084,1072$ and 1092 are a logical 1 which drives the outputs of the NOR gates 1058, 1060, 1062 and 1064 (corresponding to the address bits from the CPU) to a logical 0.

The NOR gates 1094 have an additional clock signal input $\Phi 1$ with the NOR gates 1096 also having an additional clock signal $\boldsymbol{\Phi} \mathbf{2}$ which is the inverse of the clock signal $\Phi 1$. Thus, when the address bits from the scan address generator are to be transmitted to the memory address bus 1118, the clock signal $\Phi 1$ goes low first which allows the address bits A0-A 5 to be conducted first, followed by the address bits A6-A11 from the NOR gates 1096 when the clock signal 01 goes high and the clock signal 01 goes low.

Similarly, the NOR gates 1058 (corresponding to the address bits A0-A5 during the low resolution mode) and the NOR gates 1060 (corresponding to the address bits A2-A7 during the high resolution mode) have an additional clock signal input $\Phi 1$ and the NOR gates 1062 (for bits A6-A11) and 1064 (for bits A8-A11) have the additional clock signal $\boldsymbol{\Phi} \mathbf{2}$. When the address bits from the CPU are to be conducted to the memory address bus 1118, the bits are also transmitted in two 6 -bit slices, A0-A5 first, then A6-A11 (low resolution mode) or A2-A7 first, then A8-A13 (high resolution mode).

## SCREEN AND LIGHT PEN INTERRUPTS

An additional function of the address chip concerns 65 interrupts, namely a "screen" interrupt and "light pen" interrupt. The purpose of the screen interrupt is to synchronize the system "software" with the video system. al position counter 1154 is connected feedback register 1152. The output of the line counter or vertical position counter 1138 is connected to the vertical feedback register 1150 . When the light pen interrupt is enabled, the interrupt circuitry 1144, upon the occurrence of a LIGHT PEN signal, causes the horizontal feedback register 1152 to latch up the current horizontal position as indicated by the horizontal posi-
tion counter 1154. Similarly, the vertical feedback register $\mathbf{1 1 5 0}$ is caused to latch up the current vertical position or line as indicated by the line counter 1138.

When the CPU acknowledges an interrupt, it reads 8 bits of data from the data bus. It then uses the data as an instruction or an address. This data is determined by the contents of an interrupt feedback register 1156 which has address DH. The contents of the interrupt feedback register $\mathbf{1 1 5 6}$ is originally set by the placement of data in it by the CPU. In responding to a screen interrupt, the contents of interrupt feedback register are placed directly onto the data bus $66 a$. In responding to a light pen interrupt, the lower 4 bits of the data bus are set to 0 and the upper 4 bits are the same as the corresponding bits of the interrupt feedback register 1156. Thus, if the lower 4 bits are 0 , the CPU can determine that the light pen initiated the interrupt. Otherwise, the interrupt is a screen interrupt.
In order for the Zilog Z-80 to be interrupted, the internal interrupt enable flip-flop must be set by an EI instruction and one or two of the external interrupt enable bits of an interrupt enable and mode registers 1158 which have address EH must be set. If bit $\mathbf{1}$ is set, light pen interrupts can occur. If bit 3 is set, screen interrupts can occur. If both bits are set, both interrupts can occur and the screen interrupt has high priority.
The interrupt mode bits of the interrupt enable and mode register 1158 can determine what happens if an interrupt occurs when the Zilog Z-80 CPU interrupt enable flip-flop is not set. Each of the two interrupts may have a different mode. In "mode 0" the Z-80 will continue to be interrupted until it finally enables interrupts and acknowledges the interrupt. In mode 1, the interrupt will be discarded if it is not acknowledged by the next instruction after it occurred. If mode $\mathbf{1}$ is used, the software should be designed such that the system will not be executing certain Zilog Z-80 instructions when the interrupt occurs. The OP codes of these instructions being with $\mathrm{CDH}, \mathrm{DDH}, \mathrm{EDH}$ and FDH.

The line counter 1138 is shown in greater detail in 4 FIG. 45 and comprises 8 bits $1138 a-h$. (The bit $1138 a$ is shown in greater detail in FIG. 57 with the bit $1138 b$, typical of bits $\mathbf{1 1 3 8 b} b$ - $h$ shown in greater detail in FIG. 58.) The counter $\mathbf{1 1 3 8}$ has an input line $\mathbf{1 1 6 0}$ which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal occurs once for each line of pixels displayed on the screen. The line counter 1138 synchronously counts the lines as they are displayed and indicates the current line number being displayed. The line counter 1138 has a reset input line 1162 which is connected to the output of the logic elements 1042 which have the VERTICAL DRIVE input signal. The line counter 1138 resets on each vertical drive pulse which occurs at the end of each field.

The output of each of the counter bits $1158 a-h$ are connected to the inputs of the vertical feedback register indicated generally at $\mathbf{1 1 5 0}$ and comprising bits $\mathbf{1 1 5 0} a-h$ (with typical bit $1150 a$ shown in greater detail in FIG. 59). The vertical feedback register 1150 has a latch enable line $\mathbf{1 1 6 4}$ connected to the output of the interrupt circuitry indicated generally at 1144 . When this line is enabled, in response to a LIGHT PEN signal from the light pen, the vertical feedback register 1150 latches up the current count contained in the line counter 1138. The output of each bit $1150 a-h$ is connected to the data bus 66b. The vertical feedback register 1150 has an output enable input connected by an inverter 1166 to
the register select line 1011 from the address decoder 1008. The CPU may read the contents of the vertical feedback register 1150 by transmitting its address to the address decoder wherein the line number contained within the vertical feedback register 1150 is conducted onto the data bus $66 b$ to the CPU. The CPU will read the contents of the vertical feedback register 1150 in response to an interrupt signal INT after determining that the interrupt is a light pen interrupt by reading the interrupt feedback register. In this manner, the CPU can determine the vertical position of the light pen.

The horizontal position counter is indicated generally at 1154 and comprises bits 1154a-h (with bit $1154 a$ shown in greater detail in FIG. 60 and bit 1154b, typical of bits $1154 b-h$, shown in greater detail in FIG. 61.) The counter 1154 further comprises a programmed logic array indicated generally at 1168 . The horizontal position counter 1154 has clock inputs $\boldsymbol{\Phi 1}$ and $\boldsymbol{\Phi 2}$ and synchronously counts the pixels of the line of pixels being displayed. Thus, the count contained within the counter 1154 corresponds to the horizontal position of the last pixel displayed. The counter 1154 has a reset input line 1170 which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal which occurs at the end of each line of the raster scan causes the horizontal position counter 1154 to reset.

The outputs of the bits $1154 a-g$ of the horizontal position counter 1154 are connected to the inputs of the bits $1152 a-g$, respectively, of the horizontal feedback register indicated generally at 1152. (Logic circuitry of the bits $1152 a-g$ is similar to that shown for bit $1158 a$ of the vertical feedback register shown in FIG. 59.) The output of the bits $1152 a-g$ are connected to the data bus $66 b$.

The horizontal feedback register 1152 has a latch enable line connected to the line 1164 from the interrupt circuitry, such that the register 1152 can latch-up the current position count contained within the horizontal position counter 1154 upon a signal from the interrupt circuitry 1144 in response to the signal LIGHT PEN from the light pen. The horizontal feedback register 1152 has an inpui connected to the register select line 1010 from address decoder 1008 whereby the CPU may read the contents of the horizontal feedback register 1152 by transmitting the address of the horizontal feedback register 1152 to the address decoder. The CPU will read the horizontal feedback register to determine the horizontal position of the light pen in response to a light pen interrupt.

The output of the bits 1154 $a-h$ of the horizontal position counter 1158 are also connected to a decoder indicated generally at 1171 which includes a PLA 1275, a J-K flip-flop 1276 (shown in greater detail in FIG. 62) and pull-ups 1173 whose outputs are selectively coupled to a NOR gate 1175. The output of the NOR gate 1175 is connected to a plurality of delays and inverters at 1177 which have an output line 1098 which carries the clock signal VIDNXT2.
VIDNXT2 is activated when the horizontal counter 1154 indicates a negative 1 or if bit 0 is a 1 and bit 8 is a 0 , which occurs 40 times a scan line. Since the MUX 1024 utilizes VIDNXT2 as a select signal, the addresses generated by the scan address generator 1026 are selected 40 times a line. Furthermore, the scan address generator clock signal input line $\mathbf{1 0 5 2}$ is connected to an output of the elements 1177 so that the scan address generator is clocked 40 times a scan line to output 40
sequential addresses synchronously with the MUX 1024. VIDNXT2 is also utilized to generate the RAS (row address strobe) signals at 1179 for the video cycles.

The output of the line counter 1138 is also connected to the inputs of the comparator 1140 shown to comprise 8 exclusive-OR units $1140 a-h$ (with unit 1140a, typical of the units $1140 a-h$, shown in greater detail in FIG. 63) and a PLA 1172 connected to the outputs of the units $1140 a-h$. The comparator 1140 further comprises the flip-flop 1142 connected to the output of the PLA 1172 by a NOR gate 1174. The comparator 1140 has further inputs connected to the outputs of the interrupt line register 1136 which comprises bits $1136 a-h$ (with the bits $1130 a-h$ logically similar to that shown in FIG. 50). The interrupt line register 1136 which stores the screen interrupt line number from the CPU, has further input connected to the register select line 1012 from the address decoder $\mathbf{1 0 0 8}$ by which the CPU may address the interrupt line register 1136 in order to input the interrupt line number.

The comparator 1140 compares the number of the current line being displayed by the display unit as indicated by the line counter 1138 with the line number stored in the interrupt line register 1136. When the line counter reaches the number in the line register 1136, the flip-flop 1142 (shown in greater detail in FIG. 64) is set. The flip-flop 1142 has an output line 1176 connected to the interrupt circuitry shown at 1144 which carries the screen interrupt signal to the interrupt circuitry.

The interrupt circuitry 1144 has an input line 1178 which carries the LIGHT PEN signal which indicates that the raster scan has crossed the point where the light pen 62 (FIG. 2) is located. The line 1178 is connected by resistor 1180 and NOR gate 1182 to the clock input of a flip-flop 1184. The output of the flip-flop 1184 is connected to the input of a flip-flop 1186 (with flip-flop 1184 logically similar to that shown in FIG. 64 and flip-flop 1186 logically similar to that shown in FIG. 54).

The interrupt mode and enable registers 1158 comprise 5 bits $1158 a-e$ (with bit $1158 b$ shown in greater detail in FIG. 65 and bits $1158 a$ and $1158 c-e$ logically similar to that shown in FIG. 50). The output of bit $1158 b$ or bit 1 (which is the light pen enable bit) is connected to the input of an AND gate 1188 which is connected to the input of a NOR gate 1190. The other input to NOR gate 1190 is connected to the output of bit 4 or bit 1158 e of the register 1158. The other input of the AND gate 1188 is connected to the output of a flip-flop 1192 (shown in greater detail in FIG. 66) whose input is connected to the output of a decoder indicated generally at 1194 which decodes the output of the horizontal counter 1154. The output of the NOR gate 1190 is connected by a NOR gate 1196 to the $D$ input of the flipflop 1184.
The output line 1176 from the flip-flop 1142 (which carries the screen interrupt signal) is connected to the clock input of a flip-flop 1198 (logically similar to that of flip-flop 1184). The output of the flip-flop 1198 is connected to the D input of a flip-flop 1200 (which is logically similar to that shown in FIG. 54 for the flipflop 1186).
The output of bit 3 or bit $1158 d$ (which is the screen interrupt enable bit) of the interrupt enable and mode registers 1158 is connected to the D input of the flipflop 1198. The output of the flip-flop 1184 is also connected by a line $\mathbf{1 2 0 2}$ to the input of a plurality of logic
elements 1204 whose output is connected to a plurality of logic elements 1206 having the output line 1164 which is connected to the latch enable inputs of the vertical feedback register 1150 and horizontal feedback register 1152. The output of the flip-flop 1184 is also connected to the input of a NOR gate 1208 whose output is connected to a plurality of logic elements $\mathbf{1 2 1 0}$ having an output line 1212. The output line 1212 is connected by a line $\mathbf{1 2 1 4}$ to an output buffer 1216 whose output line 1218 carries the control signal INT which is the interrupt control signal to the CPU. The output line 1212 is also connected by a plurality of logic elements indicated generally at 1220 (which includes a flip-flop 1221) to the input of a flip-flop 1222. (The flip-flop 1221 and $\mathbf{1 2 2 2}$ are logically similar to the flip-flop shown in FIG. 67.) The $\bar{Q}$ output of the flip-flop 1222 is connected to the input of NOR gates 1223 and 1224 which have other inputs connected to a line $\mathbf{1 2 2 5}$ which carries the CPU control signal M1 from the output of an inverter 1226 whose input is connected by a resistor 1228 to the CPU control signal M1 input 1230.
The output of the NOR gate 1223 is connected to the input of a NOR gate 1232 which has an input connected to the output of the NOR gate 1234. The NOR gate 1234 has an input connected to the $\bar{Q}$ output of the flip-flop 1186 into the Q output of the flip-flop 1200 and an input connected to a line $\mathbf{1 2 3 6}$ which is connected to the output of an inverter 1238.

The output of the inverter 1226 is connected to the input of a NOR gate 1240 whose output is connected to a NOR gate 1242. The NOR gate 1242 has another input connected to the CPU control signal IORQ input pad 1244. The output of the NOR gate 1242 is connected by a buffer 1246 to the input of the inverter 1238.
The output of the NOR gate 1232 is connected by an inverter 1248 to the reset input of the flip-flop 1184. The output of the NOR gate 1224 is connected to the input of a flip-flop 1250 which has an input connected to the output of a NOR gate 1252. The NOR gate 1252 has an input connected to the $\bar{Q}$ output of the flip-flop 1200 and an input connected to the line 1236.

The output of the bit $1158 a$ of the interrupt mode and enable register 1158 (which is the mode bit for the light pen interrupt) is connected to the input of the NOR gate 1223. The $\bar{Q}$ output of the flip-flop 1158c (which is the mode bit for the screen interrupt) is connected to an input of the NOR gate 1224.

The output of the AND gate 1188 is a logical 1 when the light pen interrupt enable bit $1158 b$ and the output of the flip-flop 1192 from the decoder 1194 are logical 1. The flip-flop 1192 is set to 1 when the pixels being displayed are defined by the display RAM, i.e., they are not background pixels. A logical 1 output of the AND gate 1188 causes the NOR gate 1190 to output a logical 0 causing the NOR gate 1196 to output a logical 1 which is presented to the $D$ input of the flip-flop 1184.
The LIGHT PEN signal on line 1178 goes low when the raster scan crosses the point where the light pen is located causing the output of the NOR gate 1182 to go high which clocks the flip-flop 1184 to a logical 1 when the D input is a 1 which is a function of the light pen enable bit $1158 b$. The flip-flop 1186 will also be clocked to a logical 1. Since the output of the flip-flop 1184 is a logical 1, the output of the NOR gate 1208 is a logical 0 causing the output line 1212 and line 1214 to subsequently become a logical 1. This in turn causes the output line 1218 to become a logical $\mathbf{0}$ which is the CPU interrupt control signal INT for interrupts.

The logical 1 state on the line 1214 subsequently causes the flip-flop $\mathbf{1 2 2 2}$ to assume a logical 1 state and the $\bar{Q}$ output to assume a logical 0 . With the light pen mode bit $1158 a$ at a logical 0 (mode 0 ) the $\overline{\mathrm{Q}}$ output of the bit $1158 a$ is a logical 1 which causes the output of the NOR gate 1223 to be a logical 0 and thus the output of the NOR gate 1232 depends upon the output of the NOR gate 1234. The flip-flop 1193 is set when the line number contained in the interrupt line register equals the current line number as indicated by the line counter (which initiates a screen interrupt). For purposes of illustration, it will be assumed that this condition is not true and that the output of the flip-flop 1198 which is connected to an input of the NOR gate 1234 is a logical 0 . The state of the input line 1236 to the NOR gate 1234 is a logical 0 when the CPU acknowledges an interrupt. Thus, if the interrupt is acknowledged, all of the inputs of the NOR gate 1224 are a logical 0 and the output is a logical 1 causing the output of the NOR gate 1232 to be a logical 0 . This output is inverted by the inverter 1243 which causes the flip-flop 1184 to be reset which causes the interrupt signal INT on output line 1218 to return to a logical 1 state.

If the interrupt has not been acknowledged, the state of the input line 1236 is a logical 1 causing the output of the NOR gate 1234 to be a logical 0 , the output of the NOR gate 1232 to be a logical 1, and the output of the inverter 1248 to be a logical 0 and the flip-flop 1184 will not be reset. Thus, the interrupt signal INT will remain a logical 0 and the CPU will continue to be interrupted until it acknowledges the interrupt since the light pen interrupt is in mode 0 .

If the light pen mode bit $1158 a$ contained a logical 1 (mode 1) the $\bar{Q}$ output of bit $1158 a$ is a logical 0 . Since the $\bar{Q}$ output of the flip-flop 1222 is a logical 0 , when the M1 signal also goes low (after the next instruction has been fetched) the output of the NOR gate 1223 will become a logical 1 causing the output of the NOR gate 1232 to be a logical 0 and the output of the inverter 1248 to be a logical 1 which resets the flip-flop 1184. When this flip-flop is reset, the interrupt signal INT returns to a logical 1. Thus, the CPU must acknowledge the interrupt upon the next instruction if at all, in Mode 1.

The output of the screen interrupt enable bit $1158 d$ is the D input of the flip-flop 1198 which is clocked by the output of the flip-flop 1142. As noted before, the flipflop 1142 is set when the line number being displayed as indicated by the line counter 1138 reaches the line number stored in the interrupt line register 1136 which initiates a screen interrupt when enabled. If the enable bit $1158 d$ contains a 1 , the flip-flop 1198 will be clocked to 1 when the flip-flop 1142 is set. Otherwise, it will remain 0 since its $D$ input is 0 .

Since the output of the flip-flop 1198 is also connected to an input of the NOR gate 1208, when the flip-flop 1198 is set, the interrupt control signal INT subsequently goes low indicating an interrupt just as for the light pen interrupt. Modes 0 and 1 for the screen interrupt are indicated by the bit 1158 c also operate in a manner similar to that for the light pen interrupt.

Thus, the flip-flop 1222 subsequently assumes a logical 1 state when the INT signal is activated due to a screen interrupt as well. With the screen interrupt mode bit 1158c at a logical 0 (mode 0 ), the $\bar{Q}$ output of the bit $1158 c$ is a logical 1 which causes the output of the NOR gate 1224 to be a logical 0 and thus the output of the NOR gate 1250 depends upon the output of the NOR gate 1252.

The Q output of the flip-flop 1200 is set to 1 (after being clocked by M1) when the flip-flop 1198 is set and thus the $\overline{\mathrm{Q}}$ output of the flip-flop $\mathbf{1 2 0 0}$ goes to 0 . When the CPU acknowledges the interrupt (i.e., the state of the line 1236 becomes a 0 ) the output of the NOR gate 1252 becomes a logical 1. This causes the output of the NOR gate 1250 to become a logical $\mathbf{0}$, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to reset. This in turn deactivates the interrupt signal INT.

Had the screen interrupt mode bit $\mathbf{1 1 5 8} c$ been set to 1 (i.e., mode 1), the output of the NOR gate 1224 would go to 1 when the CPU signal M1 goes to 0 (i.e., after the next instruction). This causes the output of the NOR gate $\mathbf{1 2 5 0}$ to become a logical $\mathbf{0}$, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to be reset. Thus, the interrupt will be discarded if not acknowledged by the next instruction in mode 1.
The input feedback register is indicated at 1156 and comprises 8 bits $1156 a-h$ (with bit 1156a typical of bits 1156a-d shown in greater detail in FIG. 68 and bit $1156 e$ typical of bits $\mathbf{1 1 5 6 e}$ - $h$ shown in greater detail in FIG. 69). The $D$ input and $Q$ output of each bit of the interrupt feedback register 1156 is connected to the data bus 66 b . The interrupt feedback register 1156 has an input connected to the register select line 1024 from the address decoder 1008 by which the CPU may address the interrupt feedback register and store interrupt data in the register. Each bit also has a latch enable input connected to the line $\mathbf{1 2 3 6}$ which goes low when the CPU acknowledges the interrupt. Thus, when the CPU acknowledges an interrupt, the data contained within the interrupt feedback register 1156 is conducted to the data bus $66 b$ and transmitted to the CPU. The bits 1156a-d have a reset input connected by a line $\mathbf{1 2 6 0}$ through the $\bar{Q}$ output of the flip-flop 1200.
When the flip-flop 1200 contains a logical 1 indicating a screen interrupt, the $\bar{Q}$ output is a logical 0 and the data stored in the bits $\mathbf{1 1 5 6 a - h}$ by the CPU is conducted back to the CPU on the data bus 66 unmodified when the CPU acknowledges the interrupt. Since the data is unmodified, it indicates to the CPU that the interrupt was a screen interrupt. However, if the flip-flop $\mathbf{1 2 0 0}$ contains a logical 0 , the $\bar{Q}$ output is a logical 1 which causes the bits $1156 a-d$ to all conduct 0 's onto the data bus 66 in response to an interrupt acknowledge signal indicating a light pen interrupt. The bits $1156 e-h$ are conducted unmodified. Since the flip-flop 1200 is set by the occurrence of a screen interrupt, screen interrupts have priority over light pen irterrupts.

The output of the line counter 1138 is shown in FIG. 44 to be also connected to a comparator 1262 which also has inputs from a vertical blank register 1264. The vertical blank register 1264 contains the line number at which pixel data from the display RAM is no longer used to define the pixels displayed on the screen and has the same address as the vertical blank register of the data chip but is utilized for a different purpose. When the line counter 1138 reaches the line number contained within the vertical blank register 1264, the comparator 1262 outputs a signal which is used by a memory cycle generator $\mathbf{1 2 6 6}$ to activate a memory refresh cycle.

The memory cycle generator controls memory cycles generated by either CPU initiated reads or scan address generator read operations. The generator inputs include the CPU control signals MREQ, RD, IORQ, $\overline{\mathrm{M1}}$ and $\overline{\mathrm{RFSH}}$, and address bits A12-A15 which are transmitted directly from the CPU. The RAS0-RAS3
outputs are generated by the memory cycle generator 1266 and are used to activate memory cycles. In the low resolution mode, only RAS0 is used to one bank of RAM ( 4 K by 8 ). In the high resolution mode, all four RAS signals are used to control four banks of RAM ( $16 \mathrm{k} \times 8$ ). Two other signals generated are WRCTL and LTCHDO which are control signals to the data chip. Also, a WAIT signal is generated to initiate a wait state in the CPU.

The vertical blank register is indicated at 1264 in FIG. 45 and comprises 8 bits 1264a-h (with each bit logically similar to that shown in FIG. 50). The vertical blank register 1264 has a register select line 1016 at which the CPU may address the vertical blank register and input data from the data bus 66 b which is the line number at which "blanking" occurs. The $Q$ and $\bar{Q}$ output of each bit of the vertical blank register 1264 is connected to the comparator indicated generally at 1262 which comprises a programmed logic array 1268 which includes a plurality of pull-down transistors 1269 and pull-up transistors 1270 and a plurality of NOR gates 1271. The comparator 1262 also has inputs connected to the output of the line counter 1138 as previously mentioned.

The output of the comparator $\mathbf{1 2 6 2}$ is connected to 25 the D input of a flip-flop 1272 (shown in greater detail in FIG. 64) which has a reset input connected to the output of a flip-flop 1300 (shown in greater detail in FIG. 58) which has an input connected to the most significant bit 1138 h circuit of the line counter 1138. The $\overline{\mathrm{Q}}$ output of the flip-flop 1272 is connected by a line 1274 to an input of the memory cycle generator indicated generally at 1266 .

The memory cycle generator comprises a PLA 1275, which includes pull-down transistors 1276 and pull-up transistors 1278, and a J-K flip-flop 1280 (shown in greater detail in FIG. 70). The generator 1266 further comprises J-K flip-flops $1282 a-\mathrm{g}$ (each of which is logically similar to that shown in greater detail in FIG. 66) and bits 4 and 5 of a function generator register (each of which is logically similar to that shown in FIG. 50) having the same address as the function generator register of the data chip.
A RAS signal is generated for display RAM accesses and thus is the function of MREQ, and VIDNXT2 and the address bits A12, A13 and A15 (to determine whether the memory access concerns the display RAM). A WAIT signal is generated to initiate a wait state in the CPU for all input and output operations (IORQ) to compensate for any delay due to the microcycler since the CPU address bus and data bus "time share" the microcycle data bus. Wait states are similarly initiated for CPU read and write operations (for data and instructions). Two wait states from and to the display RAM are generated if the CPU is executing instructions in the display RAM.
An additional wait state is initiated if the CPU and the video processor attempt to access the display RAM at the same time. A WAIT signal is transmitted to the CPU when VIDNXT2 is active (indicating the next memory access cycle is to be a video cycle) and the CPU also requests the display RAM (MREQ). LTCHDO becomes active when data being read from the display RAM is on the display RAM data bus. LTCHDO enables the OR/exclusive-OR circuit of the data chip to latch up the data on the memory data bus. WRCTL indicates that the present memory cycle is a write operation rather than a read.

The relationship between the input signals MREQ, $\overline{R D}$ from the CPU and the clock signal $\Phi$ to the memory cycle generator outputs WAIT, RAS, WRCTL and LTCHDO are shown for CPU read and write operations to the display RAM with FIGS. 12A and D illustrating write operations and FIGS. 12B and C, read operations. FIGS. 12C and D illustrate the extra wait state generated when a CPU read or write conflicts with a video cycle by the video processor. The shaded areas of the MA0-MA5 lines are determined by the address bits MA0-MA5.
The relationship between the inputs of CPU control signals $\overline{\mathrm{IORQ}}, \mathrm{RD}$ and the clock signal $\Phi$ and the memory cycle output WAIT is shown for input/output read operations in FIGS. 12E and G and input/output write operations in FIG. 12F. FIG. 12E illustrates an I/O read from the switch matrix ports $10 \mathrm{H}-17 \mathrm{H}$ and FIG. 12G illustrates I/O reads from the other ports.
The RASO output of the address chip is shown in FIG. 10C to be connected to the D input of a flip-flop 956 of the logic elements 954 , whose $\bar{Q}$ output carries the $\overline{C S} /$ RAS (chip select and row address strobe) signal for the display RAM 42 and is connected to the RAM control signal bus 958 . The clear input of the flip-flop 956 is connected to the output of a NAND gate 960 having inputs connected to the $Q$ output of the flip-flop 956, the clock signal $\Phi$ from the buffer 100 and the $\bar{Q}$ output of a flip-flop 962.

The D input of the flip-flop 962 is connected to the clock signal $\Phi$ and the Q output is connected to the clock input of the flip-flop 956. The flip-flop 962 is clocked by the clock signal $\overline{\mathrm{PX}}$. The flip-flop 956 operates to invert the signal RASO and to delay it to produce the $\overline{C S} / \overline{R A S}$ signal at its $\bar{Q}$ output, the delay being a function of the clock signal $\Phi$ and $\overline{P X}$ inputs to the logic elements 954.
The DATEN output of the data chip 54 is connected to the input of a NOR gate 964 having a grounded input and an output connected to the enable input of the tristate drivers $966 a-h$ connected to the DO output of the RAM chips $104 a-h$, respectively. The output of the drivers are connected to the memory data bus 102.
The output of the NOR gate 964 is connected to the input of a NAND gate 968 whose output is connected to the control signal bus 958 and carries the write enable signal, WE. The other input of the NAND gate 968 is connected to the $Q$ output of a flip-flop 970 whose $D$ input is connected to the Q output of the flip-flop 962. The $\overline{\mathrm{Q}}$ output of the flip-flop 970 is connected to the control signal bus 958 and carries the column address strobe (CAS) signal. The flip-flop 970 is clocked by the output of a flip-flop 972 which is enabled by the PX and PX clock signals.

When DATEN goes low, the output of the NOR gate 964 goes high which turns off the drivers $966 a-h$. Subsequently, when the clock signal from the $\overline{\mathrm{Q}}$ output of the flip-flop 970 goes high, the output of the NAND gate 968 goes low which enables the RAM's $104 a-h$ to have data written in them.

## I/O CHIP

As noted before, the control handles $12 a-d$ and the keypad 18 (FIG. 2) are connected to the I/O chip 50 and provide signals in response to manipulation by the players or operators to the I/O chip. The CPU 46 of the digital computer 44 receives the keypad and control handle input signals from the 1/O chip $\mathbf{5 0}$ in the digital form. The 1/O chip has a music processor which pro-
vides audio signals to RF modulator 58 in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The interconnection of the I/O chip 50 within the system is shown in FIG. 10C. The I/O chip has inputs MXD0-MXD7 connected to the microcycle data bus 66 and inputs $\overline{R D}$ and $\overline{I O R Q}$ for the CPU control signals READ and INPUT/OUTPUT REQUEST, respectively and inputs for the clock signals $\Phi$ and $\bar{\Phi}$.

Outputs POTO-POT1 are each operatively connected to one of the potentiometers of the player control handles 12a-d. A signal transmitted to one of the potentiometers results in a signal returned to input MONOS which will be more fully explained later. Outputs SO0-SO7 are selectively coupled to the keys and switches of the keypad 18 and player control handles $12 a-d$ of the switch matrix shown in FIG. 8. Activation of one of the outputs SO0-SO7 results in signals being received at the switch inputs SI0-SI7 also to be more fully explained later. The I/O chip has power supply inputs VDD, VGG and VSS connected to $+5 \mathrm{v},+10$ $v$ and ground, respectively, a TEST input connected to the +5 v supply and a RESET input connected to the extension plug 77.

The CPU communicates with the I/O chip shown in block diagram in FIGS. 71A-C, through input and output instructions. Each input or output instruction has an address at which data is to be inputted from or outputted to. This address is transmitted to the input/output chip 50 (FIG. 71A) via the microcycle data bus 66, tri-state buffer 1400, and $1 / O$ data bus $66 c$ to a microcycle decoder 1402 which assembles the address in a manner similar to that described for the microcycle decoder of the data chip. The microcycle decoder 1402 assembles the 11 bit address, A0-A10, which is decoded by an address decoder 1404. The address decoder 1404 has an input for the INPUT control signal and input for the OUTPUT control signal which are activated in conjunction with an input or an output instruction, respectively. The address decoder 1404 decodes the address from the microcycle decoder 1402 and activates one of the select lines $1406-1415$ with select lines 1406 comprising eight select lines SO0-SO7. The particular select line activated depends upon the address transmitted to the address decoder 1404 and the state of the INPUT and OUTPUT control signals.

The select lines SO0-SO7 have addresses $\mathbf{1 0 - 1 7} \mathbf{H}$ and are activated with an input instruction. When one of these lines is activated, the switch matrix (shown in FIG. 8) will feedback the associated 8 bits of data on an input bus, SIO-S17 indicated at 1418 to a multiplexer 1420 which will gate the data to a data bus $66 d$ which is connected to the microcycle data bus 66 by the tri-state buffer 1400. Thus for example, if an input instruction transmits the address $\mathbf{1 2 H}$ to the address decoder 1404, the select line SO4 will be activated which will cause the keypad data indicated at 1422 (FIG. 8) of the switch matrix to be conducted to the microcycle data bus on the input data bus 1418 .
The select lines 1407-1414 are output register select lines. These lines are activated with the concurrence of the OUTPUT control signal (which is activated by an output instruction) and the associated address (Table II) of a master oscillator, tone A frequency, tone B frequency, tone $C$ frequency, vibrato and noise volume registers. In addition are the tone C volume, noise modulation, and MUX output registers and tone A and tone B volume output registers. These output registers are
part of the music processor in which the CPU loads data with output instructions. This data determines the characteristics of the audio signal that is generated.
The CPU can read the positions of the four potentiometers 17 of the four player control handles $12 a-d$ (FIG. 1) through an analog-digital converter circuit indicated generally at 1422. The potentiometers are continuously scanned by the analog-digital (A-D) converter circuit and the digital results of the conversion are stored in the pot $0-3$ registers 1424. The CPU reads these registers with input instructions.

The CPU can address the registers 1424 by transmitting the address of one of the registers to the address decoder 1404 which activates the select line 1415. A potentiometer (or pot) register address decoder 1426 has an input for the select line 1415 as well as the address bits A0 and A1. The pot register address decoder 1426 decodes these inputs to select one of the four registers, pot 0 -pot 3. A selected register feeds back all 0's when the corresponding potentiometer is turned fully counterclockwise and all 1's when turned fully clockwise.

The output of a 2 -bit "scan" counter 1428 is connected to the inputs of a scan decoder $\mathbf{1 4 3 0}$ which has a 4 -bit output line 1432 indicated as POT 0-3 and 4 register select lines connected to the pot 0-3 registers 1424. Each line of the POT 0-3 lines 1432 is operatively connected to an associated potentiometer. Thus, for example, the POT 0 line of the line 1432 is shown connected to the associated potentiometer 17 of the player control handle 12a in FIG. 72. The potentiometer is connected to a capacitor 1436 having an output line 1438 which carries the analog signal MONOS.

Referring back to FIG. 71A, a comparator 1440 has an input for the analog signal MONOS which is compared to a reference signal REF. The output of the comparator 1440 is connected to a counter 1442 which counts until the voltage signal MONOS across the capacitor 1436 reaches the reference REF.

The scan decoder 1430 decodes the output of the scan counter 1428 to sequentially activate the POT 0, POT 1, POT 2 and POT 3 lines of the lines 1432. Thus, when the POT 0 line is activated, the capacitor 1436 shown in FIG. 72 will begin to charge and the MONOS analog signal will begin rising. As the MONOS signal rises, the counter 1442 continues counting until the MONOS signal reaches the RAF signal. At that point, the counter 1442 stops. The rate at which the capacitor charges is related to the setting of the associated potentiometer. Thus the count that the counter 1442 reaches is determined by the potentiometer setting.

Synchronously with the sequential activation of the output lines 1432, the register select lines 1434 are activated such that the pot 0 register is selected to input the output of the counter 1442 after the POT 0 line is activated and the output of the counter 1442 is determined by the setting of the potentiometer of the control handle 12a. Next, the pot 1 register is selected to input the digital data representing the setting of the potentiometer of the control handle $12 b$, etc.

The CPU may then input this data by sending the corresponding addresses of the potentiometer registers 1424 (Table II) to the address decoder 1404 and pot register address decoder 1426. Each of the pot 0-3 registers 1424 are connected to the multiplexer 1420 by an 8 bit output line 1444. The multiplexer 1420 has an input for the line $\mathbf{1 4 1 5}$ such that when an address corresponding to one of the pot $0-3$ registers 1424 is sent by the

CPU to input the data contained by the registers 1424, the multiplexer 1420 selects the 8 bits of data on the line 1444 from the registers 1424 and conducts them to the data bus $66 d$.

The I/O chip is shown in greater detail in FIGS. 73A-M with a composite diagram of FIGS. 73A-M shown in greater detail in FIG. 74. The microcycle decoder is indicated generally at 1402 in FIG. 73 and comprises 11 bit circuits $1402 a-k$ for the address bits A0-A10, respectively, (with the decoder bit circuit $1402 a$ typical of the bits $1402 a-k$ shown in greater detail in FIG. 75). The low address bits A0-A7 are loaded by the bit circuits $1402 a-h$ of the microcycle decoder 1402 on the control signal LDL1, with the high address bits A8-A10 loaded on the control signal LDH1 in a manner similar to that for the microcycle decoders of the address and data chips.
The address decoder is indicated generally at 1404 in FIG. 73 and comprises a PLA just as for the address and data chips. The address decoder 1404 decodes the address bits from the microcycle decoder 1402 and activates one of the switch matrix input port select lines SO0-SO7 indicated at 1406, (each of which is the output of a driver 1704, shown in greater detail in FIG. 76) if the corresponding address is present as well as the control signal INPUT on line 1446. Similarly, the address bits can be decoded to activate the associated music processor output port select lines 1407-1414 if the output control signal OUTPUT on line 1448 is active. All the music processor registers can be loaded with one Z-80 OTIR instruction. The contents of register C should be sent to output port address 18 H , register $B$ to 8 H and HL should point to the 8 bytes of data. The output lines 1451 are sequentially activated such that the register select lines 1414-1407 are sequentially activated with the data pointed to by HL going to output port 17H (noise volume register) and the next 7 bytes going to output ports $\mathbf{1 6 H - 1 0 H}$.
The pot register input select line 1415 of the address decoder 1404 is also indicated. The switch input lines SI0-SI7 are indicated generally at 1418 and are operatively connected to the multiplexer indicated generally at $\mathbf{1 4 2 0}$. The gates of the transistor switches which comprise the multiplexer 1420 are connected to the output of an inverter 1450 whose input is connected to the line 1415. When the logic state of the line 1415 is a logical 1, the pot 0-3 registers 1424 are selected causing output of the inverter 1450 to be a logical 0 which turns off the transistor switches of the multiplexer 1420 thereby turning off the SIO-SI7 inputs.

The pot 0-3 registers are indicated generally at 1424 (with the least significant bit $1424 a$ of the pot 0 register typical of the bits of the registers 1424, shown in greater detail in FIG. 77.) The output of each of the potentiometer registers 1424 is connected by the 8 -bit output line 1444 to the output of the associated transistor switches of the multiplexer 1420. The output of the switches of the multiplexer 1420 are also connected to the $\mathbf{2}$ input of the tri-state buffer indicated generally at 1400 (with unit 1400a, typical of the 8 units of the tri-state buffer 1400 shown in greater detail in FIG. 78) by the I/O chip data bus $66 d$. The input/output terminal 3 of each unit of the tri-state buffer 1400 is connected to the microcycle data bus 66.
The 1 input of each buffer unit is connected to the output of an inverting gate 1553 (shown in greater detail in FIG. 79) which has an input line 1555 and an input line 1557, both from the address decoder 1404. The line

1555 is activated by addresses $10 \mathrm{H}-17 \mathrm{H}$ (the switch matrix input ports) and the line 1557 is activated by addresses $\mathbf{1 C H}-1 \mathrm{FH}$ (the potentiometer input registers). The activation of either line allows the tri-state buffer 1400 to transmit the data from the switch matrix or the potentiometer registers to the microcycle data bus 66.
The scan counter is indicated generally at 1428 in FIG. 73 and comprises a 2 -bit counter (with the least significant bit 1428a shown in greater detail in FIG. 80). The inputs of the counter 1428 are connected to the output of a flip-flop 1452, the output of which is connected to an input line 1454 which carries the clock signal. The output of the scan counter 1428 is connected to the scan decoder indicated generally at $\mathbf{1 4 3 0}$ which comprises a PLA having four output lines 1432 and four output lines 1434.

The output lines 1432 are connected to the POT 0 , POT 1, POT 2 and POT 3 output pins of the I/O chip, respectively, by a buffer 1456 (shown in greater detail in FIG. 81). Each of the output lines 1434 of the PLA of the decoder 1430 are connected to a register select input 4 of each bit of a register of the pot $0-3$ registers 1424.

As the counter 1428 cycles through its 4 output states (as it is a 2 -bit counter) the POT $0-3$ lines of the output lines 1432 are sequentially activated. As each output line is activated, a capacitor operatively connected to the potentiometer associated with that particular output line charges at a rate as determined by the setting of the potentiometer. The output of each capacitor is operatively connected to the MONOS input 1658 of the I/O chip which is connected by a resistor 1660 to the input of the comparator 1440 . The comparator 1440 has another input connected to the junction of a voltage divider 1662 which generates the voltage reference signal REF.

The output of the comparator 1440 is connected to the input of a plurality of logic elements indicated at 1664 which includes gates 1666-1669, with gate 1666, typical of gates 1666-1669 (shown in greater detail in FIG. 82). Also included are gates $1670-1672$ (with gates 1670 and 1672 shown in greater detail in FIG. 83.) (The gate 1671 is also logically similar to that shown in FIG. 83, but VDD and VSS are interchanged.)
The output 4 of the gate 1666 is connected to a stop input 6 of each bit of the counter indicated generally at 1442 (with bit $1442 a$ typical of the bits of the counter 1442 shown in greater detail in FIG. 84). The counter 1442 is clocked by a 2 -bit counter 1678 (with bit 0 or 1678a, and bit 1, or $1678 b$, shown in greater detail in FIGS. 85 and 86, respectively, and buffer 1679 shown in greater detail in FIG. 87). The counter 1678 has an input for the clock signal $\Phi$ from a buffer 1681 (also shown in greater detail in FIG. 87.) The output of the counter 1678 at the buffer 1568 is the clock signal $\Phi$ divided by four. The counter 1442 counts until the MONOS signal reaches that of the REF reference signal such that the count contained within the counter 1442 is proportional to the potentiometer setting of the potentiometer associated with the particular output line 60 of the output lines 1432.

Synchronously with the activation of the output lines 1432, the pot register select lines 1434 are sequentially enabled such that pot 0 of the registers 1424 is selected and enabled to latch up the data output of the counter 51442 when the counter 1442 indicates the positional setting of the potentiometer ("pot 0") associated with control handle 12a, etc. Accordingly, the output of each bit of the counter 1442 is connected by the logic
gates indicated generally at 1468 to the 1 input of a bit of each register of the potentiometer registers 1424

When a particular pot line of the POT0-POT3 lines 1432 is activated, the associated capacitor begins charging until the MONOS signal on the line 1658 reaches the REF voltage as determined by the comparator 1440. One delay later (gate 1666), the counter 1442 is stopped. If IORQ is not active, one delay later (gate 1667) the output lines 1434 of the scan decoder are enabled so that one of the pot registers 1424, corresponding to the count of the scan counter 1430, can latch up the count output of the counter 1442. One delay later (gate 1671), the output lines 1432 are turned off. Also one delay after gate 1667 (gate 1668), the scan counter is incremented and the counter 1442 is reset.

One delay later (gate 1670), a DISCHARGE signal on a line 1674 (which is the output of a buffer 1676 shown in greater detail in FIG. 88) discharges the capacitor. When the counter 1442 reaches 64, one delay later (gate 1670) the DISCHARGE signal is turned off. Two delays (gates 1669 and 1671) after the counter 1442 reaches 64, the POT0-POT3 lines 1432 are enabled so that the particular pot line of the lines 1432 corresponding to the incremented count of the scan counter 1428 is activated to start the cycle all over.

The pot register address decoder is indicated generally at 1426 in FIG. 73 and comprises a PLA having an input tine 1415 from the address decoder 1404 and input lines 1469 and 1471 for the address bits A0 and A1, respectively. The CPU can read the contents of any particular potentiometer register 1424 by transmitting the appropriate address to the address decoder which activates the line 1415. The address bits A0 and A1 come directly from the microcycle decoder 1402 and determine which of the 4 registers, pot $0-3$, is selected.

The INPUT and OUTPUT control signals are generated on the output lines 1446 and 1448 , respectively, of a generator indicated generally at 1680 and includes gates 1682-1686 (and are logically similar to that shown in FIG. 89). Also included is counter bit 1688 (shown in greater detail in FIG. 86).

## MUSIC PROCESSOR

A block diagram of the music processor of the I/O chip is shown in FIG. 71B and C. The music processor can be divided into two sections. The first section (shown in FIG. 71B) generates a master oscillator frequency and the second section (shown in FIG. 71C) uses the master oscillator frequency to generate tone frequencies and the analog AUDIO output.

The frequency of the master oscillator is determined by the contents of several output registers. The contents of all registers in the music processor are set by output instructions from the CPU.

The master oscillator frequency is a square wave whose frequency is determined by 8 binary inputs to a master oscillator 1470 and a clock signal. This 8 bit input word is the sum of the contents of a master oscillator register 1472 (having address 10 H which activates the register select line 1407) and the output of a multiplexer 1474. The multiplexer 1474 is controlled by the output of a one bit multiplexer register 1476 (having address $\mathbf{1 5 H}$ which activates the register select line 1412). The addition of the contents of the master oscillator register 1472 and the output of the multiplexer 1474 is performed by an 8 bit adder 1478 which has an 8 bit output connected to the master oscillator 1470.

If the multiplexer register 1476 contains a logical 0 , then the data from a "vibrato" system, indicated generally at 1480 , will be conducted through the multiplexer 1474. The 2 bits from a 2 -bit vibrato frequency register 1482 (having address 14 H ) determine the frequency of the square wave output of a low frequency oscillator 1484. The output of the low frequency oscillator 1484 is operatively connected to the input of a set of logic gates 1486 represented by an AND gate. The vibrato system 1480 further comprises a 6-bit vibrato register 1488 (also having address $\mathbf{1 4 H}$ ) which is operatively connected by a 6 bit output line to the "AND" gate 1486. The 6-bit word at the output of the AND gate oscillates between 0 and the contents of the vibrato register 1488 since the contents of the vibrato register 1488 are being "ANDed" with the output of the low frequency oscillator 1484 , with the frequency of oscillation determined by the contents of the vibrato frequency register 1482. The 6 -bit output word of the AND gate 1486 , along with 2 logical 0 bits (when the MUX register 1476 contains a logical 0 ) are conducted through the multiplexer 1474 to the 8 bit adder 1478 to be added to the contents of the master oscillator register. This causes the master oscillator frequency to be modulated between two values since the frequency is a function of alternatively the contents of the master oscillator register and the sum of the contents of the master oscillator register and the output of AND gates 1486 thus giving a vibrato effect.

If the multiplexer register 1476 contains a logical 1, the data from a "noise" system, indicated generally at 1490, will be conducted through the multiplexer 1474 to the 8 -bit adder 1478. An 8 -bit "noise volume" register 1492 is operatively connected to the input of a set of gates 1494 also represented by an AND gate. An 8-bit noise generator 1496 is also operatively connected to the inputs of the "AND" gate 1494. The output of the noise generator is an 8 -bit word that constantly varies. The gate 1494 functions as 8 AND gates so that each output bit of the noise volume register 1492 is ANDed with an output bit of the noise generator 1496. Thus the 8 bit output word from the noise volume register determines which bits from the noise generator will be present at the output of the gates 1494. Accordingly, if a bit in the noise volume register 1492 is 0 , the corresponding bit at the output of the gates 1494 will also be 0 . If a bit in the noise volume register is 1 , the corresponding bit at the output of the AND gate will be a noise bit from the noise generator. This 8 bit word from the gates 1494 is conducted through the multiplexer 1474 (when the multiplexer register 1476 contains a 1) to the 8 -bit adder 1478. Thus, the master oscillator frequency can be modulated by noise. Modulation can be completely disabled by setting the noise volume register 1492 to 0 if noise modulation is being used, or by setting the vibrato register 1488 to 0 when vibrato is used.

In the second part of the music processor shown in FIG. 71C, the square wave from the master oscillator on the output line 1498 of the master oscillator 1470 (FIG. 71B) is conducted to the clock input of 3 tone generator circuits, tone generators $\mathrm{A}, \mathrm{B}$, and C indicated at 1500,1502 and 1504 , respectively, which produce square waves at their outputs. The frequency of the outputs of each tone generator is determined by the contents of an associated tone generator register and the master oscillator frequency. Accordingly, a tone generator "A" register 1506 is connected to the input of the tone generator $A$, a tone generator " $B$ " register 1508 is connected to the input of the tone generator $\mathbf{B}$ and a
tone generator " C " register 1510 is connected to the inputs of the tone generator $\mathbf{C}$.

The output of the tone generator A which carries the square wave output is operatively connected to the inputs of a set of gates indicated at 1512 which function as 4 AND gates, with the other 4 inputs of the "AND" gates 1512 operatively connected to the outputs of a tone volume " A " register 1514. The 4 -bit output word of the AND gate 1512 oscillates between 0 and the contents of the tone volume " $A$ " register 1514 at the frequency of the output of the tone generator $A$.

Similarly, the output of the tone generator B is operatively connected to the inputs of 4 "AND" gates indicated at 1516 with the other 4 inputs operatively connected to the outputs of a 4 -bit tone volume " $B$ " register 1518 and the output of the tone generator C operatively connected to the inputs of 4 "AND" gates 1520 with the other 4 inputs of the AND gates 1520 operatively connected to the outputs of a 4 bit tone volume " C " register 1522. The four-bit output of each set of AND gates oscillates between 0 and the contents of the associated tone volume register.

The output of the AND gates 1512 is operatively connected to a digital-analog converter 1524 whose output oscillates between ground and a positive analog voltage determined by the contents of the tone volume " A " register 1514 at a frequency determined by the tone generator A. Similarly, the output of the AND gates 1516 are operatively connected to a digital-analog converter 1526 and the outputs of the AND gates 1520 are operatively connected to a digital-analog converter 1528.

A 4th tone generator comprises a set of gates indicated at 1530 which function as 4 AND gates which each have an input operatively connected to a line 1532 which carries a bit from the noise generator 1496 (FIG. 71B). The output of this bit of the noise generator 1496 is a square wave having a constantly varying frequency. The input 1532 is ANDed with 4 volume bits on lines 1534 from the noise volume register 1492 (FIG. 71B). The set of AND gates 1530 operate the same way as the AND gates for the tones A-C, except that a noise modulation register 1536 (having address 15 H which activates register select line 1412) must contain a logical 1 for the outputs of the AND gate 1530 to oscillate.
The outputs of the AND gates 1530 are operatively connected to a digital-analog converter 1538. The ana$\log$ outputs of the 4 D-A converters $1524,1526,1528$ and 1538 are summed to produce a single audio output, AUDIO. This output is transmitted to the RF modulator 58 (FIG. 2).
The master oscillator is indicated generally at 1470 in FIG. 73 and comprises a programmable counter which can count up to FFH from the number presented at its program input. The programmable counter includes 8 units $1542 a-h$ (with unit 1542a, typical of units $1542 a-g$, shown in greater detail in FIG. 90 and unit 1542 h shown in greater detail in FIG. 91) and a PLA indicated generally at 1544. The units $1542 a-h$ have inputs 4 and 5 for the clock signal $\Phi$ from the buffer 1681. The frequency, Fm , of the master oscillator 1470 is a function of the contents of the master oscillator register and the clock signal and is given by the following formula (in the absence of any modulation by the vibrato system 1480 or noise system 1490):

The master oscillator register is indicated generally at 1472 and comprises 8 bits (with each bit circuit logically similar to that shown in FIG. 75), each having an input for the register select line 1407. The output of the master oscillator register 1472 is connected to the inputs of the 8 -bit adder indicated at 1478 which comprises 8 bits 1478a-h. (Bit 1478b, typical of bits $1478 a-g$ is shown in greater detail in FIG. 92 with bit $1478 h$ shown in greater detail in FIG. 93.) The outputs of the adder are connected to the program inputs 1 of the master oscillator 1470.
The other inputs of the 8 -bit adder 1478 are connected to the outputs of the multiplexer indicated generally at 1474. The output of the 8 bit adder 1478 is the sum of the contents of the master oscillator register 1472 and the output of the multiplexer 1474, which determines the frequency of which the master oscillator 1470 oscillates.
The multiplexer 1474 is shown in FIG. 73 to comprise a plurality of transistor switches 1546 and 1547 . The gates of switches 1547 are connected by an inverter 1548 to an input line 1550 with the gates of the switches 1546 connected to the output of the inverter 1548 by an inverter 1549. The input line 1550 is connected to the output of the multiplexer register 1476 which is bit 4 of the output register having address 15 H shown in FIG. 73 (with bit 4 shown in greater detail in FIG. 75).
The "AND" gates 1486 are shown to comprise a plurality of NOR gates indicated at 1486 whose inputs are connected to the 6 outputs of the bits $1488 a-f$ of the vibrato register 1488 (each bit being logically similar to that shown in FIG. 75). The vibrato register 1488 is the first 6 bits of the output register having the address $\mathbf{1 4 H}$ and the register select line 1411. The last 2 bits $1482 a$ and $b$ (also shown in greater detail in FIG. 75) comprise the vibrato frequency register 1482. The output of the 2 bits $1482 a$ and $b$ are connected to the inputs of the low frequency oscillator indicated generally at 1484.
The low frequency oscillator 1484 comprises a 4 -to- 1 multiplexer in which the outputs from the vibrato frequency register 1482 are connected by a plurality of logic gates 1552 to the gates of four transistor switches 1554 of the multiplexer. The inputs of the transistor switches 1554 are connected to the 4 most significant bits $\mathbf{1 5 5 6} a-d$ of a counter comprising 13 bits $1556 a-m$. (The bit 1556a, typical of the bits $1556 a-1$, is shown in greater detail in FIG. 83 with the bit $1556 m$ shown in greater detail in FIG. 85.)

The output of the transistor switches 1554 are connected to one another and to the other inputs of the NOR gates 1486. The logic state of the bits of the vibrato frequency register 1482 determine which of the outputs of the bits $1556 a-d$ are selected which determines the frequency of oscillation of the output of the low frequency oscillator 1484. The value 00 of the bits of the vibrato frequency register correspond to the lowest frequency and the value 11 corresponds to the highest. When the output of the low frequency oscillator 1484 is a logical 1, the NOR gates 1486 are each a logical 0 , otherwise the contents of the vibrato frequency register 1482 are inverted and conducted to the multiplexer 1474. In this manner, the contents of the vibrato register 1488 are "ANDed" (negative logic) by
the NOR gates 1486 with the output of the low frequency oscillator 1484.

The set of "AND" gates 1494 are shown to comprise a plurality of NOR gates indicated at 1494 in FIG. 73. The noise generator comprises a number generator and is indicated generally at 1496 . The number generator comprises a 15 -bit shift register 1558 (with each bit logically similar to that shown in FIG. 94) and an exclu-sive-OR gate indicated at $\mathbf{1 5 6 0}$. The inputs of the NOR gates 1494 are connected to the outputs of the 8 most significant bits of the shift register 1558 . The output of the two most significant bits are connected to the inputs of the exclusive-OR gate $\mathbf{1 5 6 0}$ whose output is connected to the input of the least significant bit of the shift register 1558. The output of the 8 most significant bits of the shift register 1558 is a binary number that constantly changes with each clock signal to the shift register 1558. The other inputs of the NOR gates 1494 are connected to the outputs of noise volume register indicated at 1492 (each bit being logically similar to that shown in FIG. 75) and having an input connected to the register select line 1414. The shift register 1558 is clocked by a 4 bit counter 1559, having bits $1559 a-d$ and an input connected to the output of the buffer 1679 of the counter 1678, which also provides the clock signal for counter 1556 of the low frequency oscillator 1484. (The bit $1559 a$ is shown in greater detail in FIG. 85 with bit 1559b, typical of the bits $1559 b-d$, shown in greater detail in FIG. 86.)

If any particular bit of the noise volume register 1492 is a logical 1 , the output of the corresponding NOR gate of the NOR gates 1494 is a logical 0 . Otherwise, the output of the corresponding NOR gate 1494 is the inverse of the associated bit from the noise generator 1496. In this manner, the output of the noise generator 1496 is "ANDed" (negative logic) with the output of the 8 bits of the noise volume register 1492. The contents of the multiplexer register 1476 on line 1550 determines whether the multiplexer 1474 conducts the output of the NOR gates 1486 from the vibrato system or the output of the NOR gates 1494 from the noise system, to be summed with the contents of the master oscillator register 1472 by the 8 bit adder 1478.

The master oscillator 1470 further comprises a plurality of logic elements indicated at 1562 (which include gates 1564 and 1566 which are logically similar to the gates shown in FIG. 82 and a buffer 1568 shown in greater detail in FIG. 87) having an input connected to the output of the PLA 1544 of the master oscillator 1470. The outputs of the buffer 1568 are connected to the clock inputs of the tone generators A, B and C, by the lines 1498 . The tone generator " $A$ " register 1506 and the tone generator $A$ are shown to comprise an 8 -unit circuit, which include a programmable counter, indicated at 1570 (with a unit $1570 a$, typical of the units of the circuit 1570, with the exception of the unit $1570 b$, shown in greater detail in FIG. 95 and the unit $1570 b$ shown in greater detail in FIG. 96). The frequency of tone A is a function of the master oscillator frequency and the contents of the tone generator A register and is given by the following formula:

$$
F a=\frac{F m}{2(\text { contents of tone gen. } A \text { reg } 1506)}
$$

The output line of the unit $1570 a$ of the tone A circuit 1570 is connected to the input of a toggle flip-flop 1572 (shown in greater detail in FIG. 92) which has an output line 1574 which carries the output of the tone generator
A. The tone generator B register 1508 and tone generator $B$ as well as the tone generator $C$ register 1510 and tone generator C are logically similar to the tone A circuit 1570 and toggle flip-flop 1572. The tone generator $\mathbf{B}$ register and tone generator $\mathbf{B}$ are indicated generally at the circuit 1576 and toggle flip-flop 1578 with the tone generator $C$ register and tone generator $C$ indicated generally at circuit 1580 and toggle flip-flop 1582.

The output 1574 of the toggle flip-flop 1572 of the tone generator A is connected to an input of a PLA 1584 which also has inputs connected to the outputs of the tone volume " $A$ " register 1514 (which are the four lower bits of the output register having address $\mathbf{1 6 H}$ and register select line 1414 with a bit shown in greater detail in FIG. 75). The PLA 1584 has a plurality of output lines which are connected to a resistor network 1586, the outputs of which are connected to a single output line 1588 which carries the analog signal AUDIO.

The PLA 1584 includes a plurality of pull-down transistors 1590 which couple each of the output lines of the PLA 1584 to the line 1574 which carries the output of the tone generator A. Thus, the output lines of the PLA 1584 all go to a logical 0 when the line 1574 goes to a logical 1 whereby the output of the PLA 1584 oscillates at the same frequency as the output of the tone generator A. The remaining portion of the PLA 1592 decodes the output of the tone A volume register 1514 to selectively activate one of the output lines of the PLA 1584 (when the line 1574 from the tone generator A register is low). The resistor network 1586 produces an analog voltage in dependence upon the particular output line of the PLA 1584 activated.
Since the output of the PLA 1584 goes low each time the line 1574 goes low, the output of the tone A volume register 1514 is in a sense, ANDed with the output of the tone A generator. Thus the "AND" gates 1512 comprise the pull-down transistors $\mathbf{1 5 9 0}$. The D-A converter 1524 (FIG. 71C) comprises the PLA 1584 and resistor network 1586.
The output of the tone generators B and C are connected in a similar manner to PLAs 1594 and 1596, respectively. The outputs of each bit of the tone volume B register 1518 (with each bit shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1594. The outputs of the tone volume C register 1522 (with each bit also shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1596. The outputs of the PLA 1596 and the PLA 1586 are connected to the inputs of the resistor network 1586.
The output of the most significant bit of the shift register 1558 of the noise generator 1496 is connected to the input of a NOR gate 1598 whose output is connected by an inverter 1600 to a PLA 1602. The other input of the NOR gate 1598 is connected to the noise modulation register 1536 which is the most significant bit (shown in greater detail in (FIG. 75) of the output register having address 15 H and register select line 1412. The PLA 1602 has inputs connected to the output of the 4 most significant bits of the noise volume register 1492 and the output of the PLA 1602 is also connected to the resistor network 1586. The set of "AND" gates 1530 comprise the plurality of pull-down transistors 1604 of the PLA 1602 with the digital-analog converter 1538 comprising the remainder of the PLA 1602 and resistor network 1586 in a manner similar to the tone generators. The resistor network 1586 has a common
summing point 1540 which is connected to the output line 1588 which carries the analog signal AUDIO. In this manner, the AUDIO signal is the sum of the tones A, B and C, generated by the tone generators A, B and C (at their respective volumes), and the noise generator (at its respective volume).
The LDL1 and LDH1 signals for the microcycle decoder 1402 are generated by a generator indicated generally at 1690 . The generator has inputs for the clock signals $\Phi$ and $\bar{\Phi}$ and the CPU control signal IORQ and outputs 1692 and 1694 for the signals LDL1 and LDH1, respectively. The generator comprises gates 1696 and 1698 (each of which is logically similar to the gate shown in FIG. 82) and NOR gate 1700 and 1702. The address bits A0-A7 are latched up in the microcycle decoder 1402 on the signal LDL1 with the address bits A8-A10 latched on the signal LDH1, just as for the address and data chips.
The video processor allows the easy manipulation of pixel data to be written to the display RAM. With one memory write instruction, pixel data can be taken from the CPU, modified by the video processor and sent to the display RAM. The modifications include expanding, shifting or rotating, flopping, and ORing or exclu-sive-ORing the pixel data. This allows a greater amount of data to be handled in a given time which in turn allows greater complexity in the games and computer functions to be performed.

Furthermore, although only 2 bits of memory space in the display RAM are used to define a pixel on the display screen, the present system allows the associated pixel to be presented in one of 32 colors and one of eight different intensities. Color registers of a greater capacity than 8 bits would provide an even larger selection of colors and intensities.

The colors and intensities of the entire or portions of the screen may be changed with one instruction without changing the contents of the display RAM by changing the horizontal color boundary. The colors and intensities may also be changed by changing the data in the color registers. The screen interrupt is programmable to allow these registers to be changed after any particular scan line so that 256 color/intensity combinations may be on the screen at one time in any one field of the raster scan.

The music processor is fully digital and adapted to produce a variety of sounds including melodies and noises by loading a plurality of registers. The tones produced can be modulated to produce a vibrato effect or can be modulated by noise.
Since the cassette ROM is removable and replaceable, the programming of the system is easily modified to allow the particular game or function performed to also be changed.
The system has a basic program the listing for which is set out in Appendix A. Each game or function has a separate program (with the program listing for representative games, "Gunfight" set out in Appendix B). Each game or function can utilize the basic program 60 routines which include routines for creating screen images including initialization, character display, coordinate conversion and object vectoring. Other routines decrement timers, play music and produce sounds. There are routines to read the keypad and control handles and input game selections and options. There are also math routines for manipulating floating binary coded decimal (BCD) numbers.

Call system menu routine

A flow chart describing the sequence performed to allow the user to select a game from the "menu" is set out in Table V below:

TABLE V
SYSTEM MENU ROUTINE
Clear Screen
Paint Banner
Display 'SELECT GAME' on banner
Line number $\leftarrow 1$
Display line: Display line number at screen (character 1 ,
line number)
Display $\because$ ' at screen (character 2 ,
line number)
Display title (menu inx) at screen (character 3,
line number)
Line number $\leftarrow$ line number +1
Menu inx $\leftarrow$ menu in $x+1$
IF title ( $\operatorname{menu} \mathrm{inx}$ ) $\neq$ zero
Go to display line
ENDIF
Call system get number routine
IF number $=0$ or number $\geqq$ line number
Display '? at screen (character 1 , line 11) Go to wait
ENDIF
Go to game (number)
Finally, a flow chart outlining the program for the "Gunfight" game is set out in Table VI:

TABLE VI
Get Max. Score
Clear Ram
Set vertical blank, horz. color boundary,
interrupt mode
Set colors
Play Streets of Laredo
STRND: Start round
Init Bullets and timers
Set up screen
Display scores
Display "Get Ready"
Put up proper number of Cacti, Trees \& Wagon
Set up vectors so cowboys walk out
Start interrupts
Pause until cowboys walk out
Erase "Get Ready"
LOOP: Call sentry (check for a change of input) Call DOIT
If bullet hit anything
kill object and set death flag if cowboy killed Go to LOOP
DOIT:

TABLE VI-continued

```
    If time up for round
            Exit
            Go to STRND
        Else
        If Death Flag SET
            Exit
            Go to STRND
    Else
    If Player 1 or Player 2 Pot moved
            Update new arm angle
    Else
    If Player 1 or Player 2 Joystick moved
            Update new velocity
    Else
    If key depressed
            Coffee break
    Else
    If Player 1 or Player 2 trigger pulled
        Fire Bullet
    Else
    If 1 second has elapsed
            Update new time
    ENDIF
Exit
Interrupt Routine:
    Bump all time bases
    Erase all active bullets
    Vector bullets
    Write bullets to new location
    Set each builets hit flag if it
    hit something
    Erase next object in write QUEUE
    Vector that object
    Write that object to new location
    Put object back in QUEUE
    SCHED next interrupt
    EXIT
```




5 It should be noted that the computer or processor may form a part of the video processor and/or a part of the music processor so that the video processor and/or music processor may stand alone, with only minimal instructions from a central processor. This likewise may
10 be employed for input/output processors. Thus, the term "computer" as used herein, together with its associated hardware, may be in the video, music and/or input/output processors. The so-called intelligence of the system may thus be split or divided between the 15 individual processors and the central processor.

It will, of course, be understood that modifications of the present invention, in its various aspects, will be apparent to those skilled in the art, some being apparent only after study, and others being matters of routine
20 electronic and logic design. As such, the scope of the invention should not be limited by the particular embodiment and specific construction herein described, but should be defined only by the appended claims, and equivalents thereof.
Various features of the invention are set forth in the following claims.



73
J8KP6
36 Pre Yencto

WWC1
3
remer
3006
rexti
rater
Yuth
remp
xacic
reme
yerati
$x$ xere
xantes
Wher
*䄯
what
Prourd
PHARI
yeftity
$x+4 x+1$
xana
xamic
xunn
Yeper 7
YOOK
20040
yow
rectis
xato
serent

Jeftis
sexth
3606
3606
Went
300tr
xemer
yefres
3000 ?
yeros
jeben
yeores
yerce:
yeots
jencut
20000
$4,301,503$
FSWKKO EKN 6 ; ZFKI HIT
FSHFY ELAI 2 ; PFRIIY CNEKFLOH
MSWY ERU B ; CHENY
; EITS IN GHN STHIK EYIE
GStilim Ean B

G母 M M ELA 7


WRETHT LKN 1 ; STHILK

(HOXI FOTI 3 ; DELTA $\times 10$



W:XXHK HCN 7 ; XCHECK FLFAS










Unt $F\left(x_{1}\right): 10(0)$


; BITS IN Slfillo byit



O Waint pon al ; DOLIMIT CHCKIMK




95 FTFSX FKA 1 ; X FKFtit SIAT


58 FTMSIC LEXJ ; Y SIAE IN HITS



10: MiFLOF ERO 6 ; WEIIE WITH HLO
103 HXXN FRU 5 ; WEJTE WIIH EXTLUSIVE OK

165 MXXPW LCOU 3 ; NKIIE NITH EXPFAD


188 ; BITS OF CONKOM HANDE INUI HKK


111. CHEFT EKU 2 ; JOKEIICX LEFT

112 CHXNW ERU 1. ; DONN
11: CHE REO 0 ; 1P
114 ; CONTEXT EUCK KEGISIFK DISPHEHENTS
1.5 (BIY tou 0 ; IY

39001
yerte?
semes
yen
rents
$x+66$
18067
ymes
rerets
yerat
yerets
reoper
xfert
seat?
x隹
reran
xtws.
)
$x$

refres
How
xhrity
) (whtu:
)(4nt)
3
Joar
) 1014
) Hosis
Jaf1is
(101:
) Sent:
26911
xatis.
retrit
$x$ x. 4
2ents
3016
xali\%
Yatis
$x+19$
XOAK
xotr


156 (BIU: FKH 1

| 117 | [ HIXL . | E.CAI | 2 | IX |
| :---: | :---: | :---: | :---: | :---: |
| 11.8 | (81XH | Find | 3 |  |
| 199 | dis | E.CW | 4 | ; DF |
| 123 | (18) | E(t) | 5 |  |
| 159 | (d) | FEAI | 6 | BC |
| 120 | (12 | E[0] | 7 |  |
| 13 | CHEl.ff | E.OU | 8 | 4 |
| 124 | (d) | Exil | 9 |  |
| 12.5 | (ff. | E.NU | (6ir | H |
| 126 | CFH | F晄 | frys |  |




138 STI KCN ?
$1 \approx 1$ ST: EWI 3
18 SLT: E(A) 1
133 STA KN

136. STT FCH \&


$1<4$ 4: Finl IH:

141 sto 1 (M) (4) 1

113 St F F N WH
111 st? lex Jal





156 4: H (N) ifll ; KII:




5:5 © 11 ICH 17 H
156, 5\% HOL 1Fi
157 51: FON 1941

159 Sis 104 318


26006
yey
3641
$3001{ }^{\circ}$
-
xut 4
24046
4015 reat seat 8
$38(10)$
) 艮在
,
Sunt,
yerrc
26019
36068
Yebt
>ent
reotin
Went
yon?
xis:
exac
Herr)
sempr
reat
36
P1845
Yetit. $x$ *






VIrikh tha 1 all ; VIbkHIU






iwing Fol















Hil? + HU $1+\mathrm{H}$; HAtK: Fin
FOIS EGA IFH ; MAHK? FOT
*66 ; KFYHIFAN INHUI HIKTS








16 UTISTR LRN
27 INIMC ENI 1TISIK ; INIENHFT MITH IONTEXI MNFGTE
298 XINTC ERJ INTHCT2 ; EXIT INIFKYFIFK NIIH GTNEXI KESTCEE






23 SCAEDK EOU 4XK







25 Suchlk foll ratalita

```
    294 ; ***********
```

    294 ; ***********
    295 ; * MrkKS *
    295 ; * MrkKS *
    29
    29
    297
    297
    29
    ```
    29
```








```
        iNX:
```

```
        iNX:
```




```
        IFFE #B4
```

        IFFE #B4
        0.FF部:
        0.FF部:
        DFH:O
        DFH:O
        Ffan
    ```
        Ffan
```




```
        MF%:CH
```

        MF%:CH
        DEFK EP
        DEFK EP
        DEFE ECC:
    ```
        DEFE ECC:
```




```
        tN*
```

```
        tN*
```




```
        IHFK
```

        IHFK
        OHepm
        OHepm
        0if%!4
        0if%!4
        1%4%*
        1%4%*
        10-4yyyy
        10-4yyyy
        ENH*
    ```
        ENH*
```




```
        ItFE M-H
```

        ItFE M-H
        '*FK E%
        '*FK E%
        DFESEC
        DFESEC
        N+F
        N+F
        DxCE &Ft
        DxCE &Ft
        DEFE FEI
        DEFE FEI
        EMOM
    ```
        EMOM
```




```
        DKFR 萻(is)
```

        DKFR 萻(is)
        DFFB %(H)
        DFFB %(H)
        LEFE 悉:
        LEFE 悉:
        DFFF#(j)
        DFFF#(j)
        I4FE 年:
        I4FE 年:
        DEFF 昔!
        DEFF 昔!
        14FK #
    ```
        14FK #
```




```
        HM州
```

```
        HM州
```








```
        HNH
```

```
        HNH
```






```
        *41 :+|.
```

        *41 :+|.
        la+k &M###H
        la+k &M###H
        It manithy lu InIM.
        It manithy lu InIM.
        INIFE laH19
        INIFE laH19
        +NH)\
        +NH)\
        HNM
    ```
        HNM
```




```
    Skscak Mrak tun-1
```

    Skscak Mrak tun-1
        KSil ib
    ```
        KSil ib
```

353
354
56 357 358 359 360 F
31 I INTEKAKFI WIIH IF IN CLCK
DO Mfle tecid
COFB NCllot
EMH
; INIEKFKI HITHOIT IMLINE SICK
DONT MACK : acio
DEFH ECD
ENOM

EMD EAD COTH

DFFB 4 H+
DFFH \#
IF 做
DAFB GUE
ENDIF
EMOH

RC WHCK \#F, \#B, 瞋

LDFH \#F:
IF (Hum:

FMOIF
FHMin


LAFH:A
TPFW AT:
1F (4)
LAFB 思整
+MMr
18日州


(atb sivj)
此相:
10FBE
DRFH *
DFトH
HMW

```
413 ; %aw***********
414 ; HKSIC Mrekiv
435 ; NOTE: DNK+11OHL FLEU(S)
436 MGIES MAKK ENH, ##s
4 1 7 \text { DHFB \#dukitH}
418 LEFK 納.
419 E.KW
```



```
45. DEFB 利NK\TFH
UEFE #NM
    DEFE *NE
    ENTM
```



```
        DEFE #D低
        DEFH 4H
    DEFH ANC
    DEFE ANS
    EMWH
```



```
        DEFE 界XR
    DEFE AMS
    DFFE HN:
        DEFB HNS
        DEFE:M
        ENDH
```



```
        WFFH WOMK
        DEFE AHB
        DEFH AHE'
        DFFFE: ANC
        DEFH %M
        DEFS 綡
        HNOH
    MgSTFK MaCK tOFFSEI
        OHFH:4
        OEFR t0HF5ET
        ENNM
    ; SILFF WUTHOT P(GlOM,OHIH OK
```




```
        IF .M(I). (&F(M)TS&H)
```



```
        DEFE : # (x)
        HW)lF
        If tH(k)-484
        1H+H tand
```



```
        twhlt
        HNM
    ; SFT volct Hyit
```





```
    Y L L(f) VIENGTO INO IN: HC
        I=INC:FC
        ; A, K,C = I(f) 1CNE: G,B,C: WIIH IFIN GT IC:
    VOICXS MHEN #MESK
        DLFE CWH
        DEFK &WHSK
```

|  | 87 4,301,503 |  |  | - 88 |
| :---: | :---: | :---: | :---: | :---: |
|  | 475 |  | EM为 |  |
|  | 473 | ; FUKH N |  |  |
|  | 474 | PUEH | Mf6t |  |
|  | 475 |  |  |  |
|  | 476 |  | FMEH |  |
|  | 471 | ; SET | Ma unts |  |
|  | 478 | vouht |  |  |
|  | 479 |  | DEFH WECH |  |
|  | 486 |  | DEFB 4 EF |  |
|  | 481. |  | DEFE AHC: |  |
|  | 482 |  | EM* |  |
|  | 483 | ; CPİ. |  |  |
|  | 484 | CHEL | Mifest ${ }^{\text {they }}$ |  |
|  | 485 |  |  |  |
|  | 486 |  | ENOM |  |
|  | 487 | ; DEC SIf |  |  |
|  | 488 | DSINE | Mack *Find |  |
|  | 489 |  | DEFE GCOH |  |
|  | 49 |  | DFFW PHED |  |
|  | 493 |  | EMOM |  |
|  | 492 | ; Pl.If L. | LESGOO STACMTO |  |
|  | 493 | LE6574 | Mfick |  |
|  | 494 |  | DEFE CACOH |  |
|  | 495 |  | EMM |  |
|  | 49 | Kf: $\mathrm{S}_{1}$ | Mfick milut |  |
|  | 497 |  | DEFS (EEAM |  |
|  | 498 |  | LEFS ETIM |  |
|  | 499 |  | HNW |  |
|  | 568 | QuIt 1 | Mrek |  |
|  | 56. |  | DEFE OFET |  |
|  | 56 |  | END ${ }^{\text {d }}$ |  |
|  | 503 | ; **** | ************** |  |
|  | 504 | ; M ${ }^{\text {a }}$ | Msic: haltites * |  |
|  | 305 | ; ***** | ************** |  |
|  | Ster | ; M(0)TE | VH14S |  |
| (x+10 | 567 | (4) | tod ${ }^{\text {cos }}$ |  |
| Pere | 50 | lisk $F$ | FS(X) 288 |  |
| )641 | 509 | H | twl |  |
| $3 \times 14$ | 518 | H56 t | H-N1 '7\% |  |
| muta | S11 | Fit 1 |  |  |
| $x(1)+4$ | S1: | (1) + | Fotil 184 |  |
| ) alfit: $^{\prime \prime}$ | S1: | 18.1 | lu\| 1/8 |  |
| ) 40 | 64 | $19+$ | Hinl 16.8 |  |
| sairt | 516 |  | tidul 14 |  |
| YFray: | 316. | H. F | Fe(t) $15 / 4$ |  |
| yext | 417 | F1 E | Efal 1.41 |  |
| 3ets | 518 | FSS t | tal jus |  |
|  | 519 | 61. | F(N) 1\% |  |
| 26077 | $5 \times 4$ | 651 | trat 119 |  |
| >1078 | 5\% | H. $t$ | tent $14 \%^{\circ}$ |  |
| )ent | 520 | ASS F | F.LU1 96\% |  |
| ) Weat | $5{ }^{2}$ | B1 E | E.LU 1 SH |  |
| 3 P65t | 5 | C 1 | toul gy |  |
| $\times 0959$ | 523 | cse F | F(x) \% |  |
| ) 6054 | 5\% | D: E | F(N) 84 |  |
| >6045 | 527 | [LS ${ }^{\text {a }}$ | F(X) 79 |  |
| 3694 | 528 | F 2 | E60 74 |  |
| 36046 | 589 | 12 t | E(0) 20 |  |
| \%04? | 5.8 | FSCH | EMU 66 |  |




$4 F C 8$ YFCE 4FCX 4 FDA $4{ }^{4} \mathrm{~F}$ ? 4 FDS 4FD4

4705
4 FD6
4FD7

## 4 FD8

4509

## 4FDA

4FIW
4 FDC

## 4FTD)

4FTX

## 4FIX

4 FEE
4FE1
4 FE?
4FE:
4FE4
4FES
4FE6
4 FE]
4FE $\varepsilon$
4 FER
4FF:
477 C
4FF
4FFP:
4 FF
4FFS
AFF4
4FF 7
4 FH 4
4 4Ft
4FFH
4FF:
4 FFD
346
(WG) 45 ( x H
DEFS 6 ; GOI SCHE LEFT STIUL




601 Wolces: otts 9 ; MKSIC Woicts


| 663 | cte: | DAFS 1. |  |
| :---: | :---: | :---: | :---: |
| 604 | CTI: | CEFS 1 | ; 1 |
| $6 \times 5$ | CT 2 | DEFS 1. | ; 2 |
| 666 | CIS: | DEFS 1. | , |
| 687 | C14: | DEFS 1 |  |
| 664 | c1s: | [4FS 1. |  |
| $6 \times 19$ | c16: | UEFS 1. |  |
| 618 | C17: | DEFS 9. |  |

611 ; (ISF) BY SENIKY 70 ikfok cunnkus

612 S.K14S: |ytS 1 ; FIFE E:11S

615 CFOT1: DCFS 1 ; POI 1 TKFCKILG
616 GHOT2: DFFS 1 ; POO 2 WFCKING







604 ; USF biv 9TMME
625 DHFTI: DFFS 1 ; MOIF DHEHITION




6.6 ; US+1) KY MENU








639 USKRIR: Dfts:


```
64% L.1515
643 ; **********
    644 ; * HMSYS *
    645 ; ***********
```







|  | 88 | Firt H I: : 1 D |  | Thx | ; (f) lifrot |
| :---: | :---: | :---: | :---: | :---: | :---: |
| undo | 82.4 |  |  | F, (H.) |  |
| (atr ? | 8.5 |  | IN: | H |  |
| (4) (H2F | $8 \times 6$ |  | 511 | H |  |
|  | Mid |  | (1) | 14, Mrlitak |  |
| nube lis | W\% | M1]ni: | HiN.H | 14 |  |
| Whtish 4 ¢ | Ki4 |  | 111 | I. H | x |


|  | 1 |
| :---: | :---: |
|  | 1 |
|  | 88 |
|  | 458 |
| Getat (ET) | 48. |
| 8090 ${ }^{\text {ataic }}$ | 885 |
|  | 886 |
| cost 69 | 837 |
| 609. 46 | 838 |
| 6097 Cutben | 889 |
| ReSH D ${ }^{\text {d }}$ | 848 |
| 0054 79 | \$4. |
| 809C H046e4 | $84 \%$ |
| 0054 FDAEEt6 | 44: |
|  | 844 |




|  | 103 |  |
| :---: | :---: | :---: |
| 的动 | 949 | DEFW SDSMG |
| 01305685 | 950 | 14FH SWHES |
| 633 40 ［1］ | ysis | 1FFW SW4 |
| 0141． 7 Fas | 950 | LEFH MEAKME： |
| （14）410 | 985 | DEFH Motil |
| 6145 6car | 954 | OFFW MSt．18 |
| 0147 2］＊4 | 955 | DEFW MSFIL |
| 0149480 | 556 | DEFW MMTD |


959 ；FLKKHA1：
军 6 ；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊
961；；？＊6＊ち＊ $4 * 3 * 2 * 1 *(4 *$
96？；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊
$963 ; H * L * H * 1 X * E * C * D * E *$
984 ；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊



6145 60
814C E

## 614D（ 14

 O24E C8MRFK（i］：DFFR $A$ ；INTFC
969 ［ 5 FHE 9 XINIC：

971

## 614F

## 0156 （6）

6151．68

## 0152 cm

85,84
8154 Fa
(15)

$$
01562 H
$$

O15: CH

0158 在 0159 㓡 0154 D 1 015 Fi an5r．E3 6n50）EF 015）：EF 06513 CHEACH （416） （F （16）C3 016： 7 G16A ： 01656 6165 （ 7 ME：： H16H： 10 0164 ［M 616H DO AHE AIEC G3 0160 Ca met（x） OMGE 8 C17日（3 1005 E171．FC 166 0172 CF 1607

UEFB 6 ；KRET


DHE 4 ；FCTINT

DEFE 11.11 EITHTH；ENKIC
DEFE 3 ；EFHLSIC：

DEFE 110 （x）

DEFE GIOTOS11K ；KFCTAN

DFFK 111EUNT1．B ；HKITK
DEFK 111 ［ 6 （titik ；KKJTP





bitkjucturtik ；ktslunt
DFF 91 ＠191011H ；SCKCHI

LEFK 314 Mindik ；NHW IOSSTK




DEFK 11 OHEOKHE ；HEC．
DEFE G ；KCTHEC．



DHFH 6 ；PICHEK






| 8026 ${ }^{165}$ | 1197 | j | IXFE SH |
| :---: | :---: | :---: | :---: |
| Qen 35 | 1428 |  | DFFF S 3 H |


|  | 11.6 |  |
| :---: | :---: | :---: |
|  | 1.13 | GXNMK：DFFE（IMS |
| （2IA（AGA） | 192 | DEFW M Mit |
| 621c lat 17 | 1133 | UEFW（5STKT |
| （121F 419458\％ | $11: 4$ | DFFH＇MF\％SLIEs＇ |
| Be：7 | 118 | DEFB 4 |
| 62\％${ }^{2}$ | 1136 | DAFM（FF HMATKS ${ }^{\prime}$ |
| 0.4 | 119 | DEFE 0 |
| Q2SS 2094F46 | 1．198 |  |
| Cese 6 | 1139 | Difet 0 |


114; ; INHO: $\quad \mathrm{F}=\mathrm{JOHSTICX}$ MKSK


194. ; $\quad$ H $=Y$ MSSIIIVE I*I.IH

624EEB 1117 EX LH,H.


824s 78 S LD R AK ; NO - (ET MKKK
Qe.49 EGUS 1154 HAD ?


624E. $47 \quad 1154$ HAlM: 10 K, A

ERS2 ER 1956 EX DE,H


|  | 1459 | ；SWh | 1T3陪 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B256 ctue | 1160 | CuAFPL | kKC | B |  |  |
|  | 1161 |  | Jk | He，cracy－ 4 |  | Juf If MEIT |
| 625i 7） | $416{ }^{3}$ |  | LD | Al． |  |  |
| （2258 尔 | 1.163 |  | CPL |  |  |  |
| 68SC 6 | 11603 |  | LD | L，R |  |  |
| 6250 7 7 | 1165 |  | LD | HH |  |  |
| 825s： $2 F$ | 1.166 |  | CPL |  |  |  |
| Rest 67 | 1167 |  | L．1） | H， H |  |  |
| C2680 23 | 1168 |  | INK： | H． |  |  |
| 6261 Cef | 11.69 |  | RRC： | 8 |  |  |
| 026． 09 | 11.1 |  | RFT |  |  |  |
| Pe64 CR（t） | 11.71 | Cancis： | kRE： | 8 |  | DOAM SET？ |
| C266， 188 | 117？ |  | RET | C |  | dilt If St |
| 1267 132860 | 11．\％ |  | JP | couce |  | Junt yo zexo mill |


| 1175 | ；N（N世： | Sckul Mrwy tuck |
| :---: | :---: | :---: |
| 1176 | ；INETI： |  |
| 1177 | ； |  |
| 1178 | ； | DF－LINE INCKEIENT |
| 1979 | ； | H＝FIkST LINE TO SCKOL． |
| 1986 |  |  |
| 1181 | MSCH 1 ：HKH EC： | ；SFME COMNTES |
| 1188 | FUKH DE |  |
| 4188 | L．D B，H |  |



|  | 1208 |  |  | 6S D DIV |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1299 | ； |  |  |  |
| 6284 dicute | 1.29 | Ectur | cfil | GAFCL |  |
| Cers Es | 1291 |  | tX | （\＄），H |  |
| 4288 | 1.29 |  | FISH |  |  |
| 6285 | 1．23： |  | L．D | B， 0 |  |
| 628： 79 | 1244 |  | LD | A，$C$ |  |
| cees CH39 | 1．45 |  | \＄ 51 | C |  |
| ［068． 89 | 126 |  | PDD | $\mathrm{H}, \mathrm{BC}$ |  |
| ceta 4 | 1297 |  | 10 | C，R |  |
| （129）FE | 178 |  | EX | D．H． H |  |
| 0295 E14 | 1\％9 |  | LDIR |  |  |
| $0 \times 93 \mathrm{Cl}$ | 1ectur |  | HiP | EC |  |
| 0894 | $12 \%$ |  | Prim | ［4 |  |
| 1093 3 | 120 |  | DEC． | H． | ；＊＊FIX＊＊ |
| 6as．E | 12 x |  | E．${ }^{\text {P }}$ | （S\％），H |  |
| $1897{ }^{1} 5$ | 129a |  | HLSH | 㫛 |  |
| 820．4：Fefut | 12.5 |  | ID | H，${ }^{\text {H }}$ |  |
| 62．9599 | 120 |  | （H） | $\mathrm{H}, \mathrm{BC}$ |  |
| 4294． 3 | 12 T |  | M | 比： |  |
| 6ere： 60 | 1208 |  | UEC： | C |  |
| 004）EK | 9．29 |  | EX | H． H |  |
|  | 120 |  | DFC： | DE | ；＊＊＋1X＊＊ |
| 6295： 38 | 12.5 | DIW | DF： | U |  |
| R2\％${ }^{\text {che }}$ | 128 |  | X0： | H |  |
| Geft | $17 \%$ |  | S¢\％ | HM Pr－ii］ |  |
| Oftie | 12\％ | HV： | SYil | 比和小 |  |
|  | 129 |  | 14 |  |  |
| （1）＋17 | $1{ }^{5} \times 6$ |  | INK： | H |  |
| 00ke $0^{\prime}$ | 127 |  | DHW |  |  |
| H0¢43： | 1\％\％ |  | W 14 | N／以V＇－ |  |
| （1）他：¢ | $17 \times$ |  | F（\％ | H |  |
| Hiphe ？ ¢fF | 1909 |  | 10 | （HL），（thlH |  |
| With is |  |  | Hor | H： |  |


|  |  | 113 |  |  | 4,301,503 | 114 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mish Mint | 19\%' |  |  | MIII 1 (-4 |  |  |
| HiNH | 104 | Dive |  |  |  |  |
| H2\% | 1:94 |  |  |  |  |  |
| Weth ris | 1.94 |  | 1-X | (ct) , H | ; H = HKCu |  |
|  | 1246 |  | lec: |  |  |  |
| 82kil 7 | 1317 |  | 10 | (H), H |  |  |
| 02+e E | 12988 |  | EX | (SF), H. |  |  |
|  | $12 \times 9$ |  | Df: | (; |  |  |
|  |  |  | Ik | NE, DIM - - |  |  |
| (RPCC F9 | 1891 |  | Hh | H |  |  |
| 0060) (a) | 1252 |  | For | K |  |  |
| (6)4, 1855 | 1.253 |  | IR | DIVA-s |  |  |
|  | 1254 | ; SAKkXUJNT. |  | 16 Cfintkfle |  |  |
| ceca dow | 1355 | ( H (1) | Her | 1 x |  |  |
| Rex? 4 | 1236. |  | Xak | H |  |  |
| excc if | 125 |  | L1) | $\mathrm{C}, \mathrm{H}$ |  |  |
| 60.4 | 1788 | SYSitil 1 Wer |  |  |  |  |
| $6 \times 686$ | 1259 | EX [E, H. |  |  |  |  |
| COC: 7 | 1240 | SMETEM DSAES |  |  | ; HKCin-HSS MW LE: |  |
| Exa 9 b | $12 \times 1$ |  | EX | DE, H | ;FLicos If Nati fth, ELSE PCLS |  |
| 82CA 67 | 1262 | (1) |  | HH |  |  |
| 62CH: 68 | 126 | LD |  | LA |  |  |
| cexe 7 | 1264 | (1) |  | H H |  |  |
| COCD 5.5 | 1265 | matis. | PUSH |  |  |  |
| ERCF SMED | 12.26 |  | DINE Mallitic |  |  |  |
| P(2) 47 | 1.46 |  | LD | K, A | ; WSSTOME SICE |  |
| 820y 39 | 1268 | FOD H, SH |  |  |  |  |
| (120) ${ }^{(5)}$ | 1769 | FISH EEC |  |  | ; SMPr S]GN |  |
| 6003 8.5 | 1270 | PISH H. |  |  | ; SFME STHCK FOINIER |  |
| BCOA E5 | 5.77 | MUSH H. |  |  | ; SPME MC: HOINIER |  |
| Revi fleter | 12\% |  | 10 | H ( $3 Y+(t)+H^{\prime}$ ) | ; RESTIWE HME: PIINIEK |  |
| 800 F Fratin | 12 T | (1) 1 |  | L. ( $1 Y+$ CHA ) |  |  |
| 600: 48 | 1274 | 10 c |  | C, B |  |  |
| CLDC DDE 9 | $1 \% 75$ | JP (IX) |  |  |  |  |
|  | 1276 | ; OCSIMft MLLTIMY |  |  |  |  |
|  | 1.277 | ; GIVEN: DETHKT |  |  |  |  |
|  | 5278 | ; (S17t/2 |  |  | S-1 HSGMED EVEN |  |
|  | 1279 |  |  |  |  |  |
|  | 1.268 | ; |  |  |  |  |
|  | 1.281 | ; |  |  |  |  |
| Braf ctacte | 120 |  |  | (ixtat | ; Gi Mfekile heclli |  |
| 60F1 75 | 1\%83 | M M T | ID) | H, (H) |  |  |
| cers 22 | 1.884 |  | INC: H | H. |  |  |
| CRFS H3 | 1285 | FX |  | (Sp), HI | ; H Y OH CHC |  |
| ReEA H7 | 1.5\% | ANO F |  | H | ; IF R-(1, SKIP MU. T LOLP |  |
|  | 1281 | IK 2 |  | 2. Mul.14- |  |  |
| CEET EX | 12888 |  |  | EX le.H. |  |  |
| OEEP | 12899 | muls: | SYMTM DFAD |  | ; ELSt NITIHY |  |
| 62t 177 | $10 \times 1$ |  | f(N) H |  | ; CTFAR THE (HHMY HII |  |
| CXE CO | 1,9\%1. | UFC H |  |  |  |  |
| 063: 21 | 1795: | 1)W4 |  |  |  |  |
| (221) : $\times$ (19 | 1293? | Jk N |  | NT, Mill 1-3-4 |  |  |
| 904F PK | 129 |  | +X | IH.H |  |  |
| GPFA 23 | $1 \times 5$ | NH19: |  | H |  |  |
| 8 8.4.1t? | 109\% | HX |  | (S), H |  |  |
| cet? (i) | 1097 | 104: P |  | r: |  |  |
| Q2F: SNAC | $19 \times 8$ | Ik N |  |  |  |  |
| G7x 5 +1 | 1, $1 \times 4$ | $H(\psi H$ |  |  |  |  |
| (1)+6. +1 | 4.1in1 | H(4) $\mathrm{HH}^{\text {H }}$ |  |  |  |  |





| Q3fe 41 | 1.171 | SHITTK: ID | $\mathrm{H}, \mathrm{H}$ |
| :---: | :---: | :---: | :---: |
| 8381) 410 | 14148 | 10 | 0 |
| (isff if | $14 / 4$ | Xok | G |
| 6344 1.648 | 145 | (D) | D, 7 |
| 8 CHO | 1.14 ¢ | SH: (in) | H, H. |
| Gex 17 | 148' | HH |  |
| 63k 3.5 | 1.183 | Det: | 0 |
|  | 1484 | Jk | N/SH2-9 |
| Q3P6 | 1485 | H(1) | H, H : |
| (rstb) © | 1.986 | fuc: | H, D |
| 4368 (9) | 1.488 | kel |  |


|  | 1489 |  |  | SAMF frith <br> H. $=$ SCuEN HOWHS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1496 | ; 1MFOT: |  |  |  |
|  | 1.49 | ; |  | DF = Star filet fiblifs |  |
|  | 1492 | ; |  |  |  |
|  | 149\% | ; Malfs: |  | ITH SIZFS OF IHE (HUEC) HWE SHMED IN IH. <br>  |  |
|  | 1494 |  |  |  |  |
| 18369 FR | 1495 | MSfit: | EX | [L. HL |  |
| ESEH 71 | 1.4\% |  | LD | (H.), C | ; 56 $\times$ SJ |
| H356 9 | 1497 |  | INC: | H. |  |
| 85xC 70 | 1148 |  | 1.1 | (H.), B | ; STT y S]z |
| 88027 | 1149 |  | IN: | H. |  |
| 83GE: ff | 15641 |  | Xus | H |  |
| GIEF ER | 1501 |  | +X | 听. H . |  |
| G3Ca ( cta | 1.tat |  | SET | 6, H |  |
| 030 ${ }^{\text {c }}$ | 1.54ic | MEAMES: | H/SH | 比: |  |
| Exas 5.5 | 1204 |  | MUSH | H |  |
| 63544 | 1.36 |  | (1) | H,K |  |
| 835.S EDW | 1546 |  | L.ink |  |  |
| ESCi\% ES | 1.517 |  | P\% | H |  |
| प3x\% cex | 1.5** |  | 10 | C, biltril |  |
| (istig 6 | 15ids |  | HiO | He, HT |  |
| Gate 61 | 1590 |  | MiP | Hi: |  |
| este sfat | 1.1519 |  | bute | Hitritios |  |
| GXCF 9 | 1512 |  | KFT |  |  |









|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1680 |  |  |  |  |
|  | 16, 6 | ; 1Hth |  |  |  |
|  | 4+4.4. |  |  |  |  |
|  | 1rim | 1114rs: |  |  |  <br> ; Hk$)(\mathrm{kl}$ IY=110KS |
| 6M\|ch : Mrs | 1687 |  | 11 | H, HEICK |  |
|  | 1684 |  | kll | 1, (H) |  |
| 04ish (f) | 1684 |  | kFl | W | ; KtILKN |
| (4HC) CH | 1654 |  | 54 | 1, (H.) |  |
|  | 1645 |  | $1 \times$ | (V), H |  |
|  | 164\% | ; * | * ${ }_{\text {IX }} \times 1$ Y] | IH W H H St |  |
|  | 16.9\% |  | (1) |  | ; NOTE I114k |
| 64f0 7E | 16.94 |  | 10 | H, ( H ) | ; -6 SKJ\% |
| 84(1) ki | 3690 |  | (k) | H |  |
| 6afy | 16\% |  | J ${ }^{\text {d }}$ | (,51XY-4 |  |
|  | 3697 |  | Dt C : | (III) |  |
|  | 1694 |  | Ik | N |  |
| (148) E . 5 | 16.49 |  | HISH |  |  |
| 64EA DHES | 17 Cl |  | MISH |  |  |
|  | 176) |  | CHI | HECMI |  |
| 6athy und | 976: |  | Ho | $1 \times$ |  |
| 6atb Ej | 120 |  | FK' | H |  |
| 64FP: 384 | 970 |  | J | SIXY- |  |
| Wh6t EE | 910 | S]ffti: | I: EX | [t, Hi |  |
| OLH CRT | 1796 |  | HIT | \% ( H ) | : |
| H4C3 EE | 970 |  | EX | 14, Hi |  |


|  |  | 129 |  | 4，301，503 | 130 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ofery inde |  |  |  |  |  |
| 84c\％ 31 | 1769 | D：D： | A |  |  |
| 保 5 S | 1731 | 14： | H | ；－ 1 GUIET NOH： |  |
|  | 1713 | ， 18 | N［，S］XY－ |  |  |
|  | 1．71\％ | ； $\mathrm{H}=(1$ |  |  |  |
|  | 1．73： | an | （ H （1H）， R |  |  |
|  | 1714 | （1） | （Mac）， A |  |  |
| ande 23 | 1715 | SIXY：INC： |  |  |  |
| 6460 | 1796 | DEC： | （H．） | ；IF（－714E6（1） |  |
| natr Finut | 177 | ．IF | H，Grall | ；Hi\％（adak） |  |
|  | 1738 | 10 | （H） $\mathrm{H}^{59}$ | ；THEN TMECSOS |  |
| 6413 ${ }^{\text {cos }}$ | 1719 | 190 |  | ；$\rightarrow$ IIMan |  |
| 6419 HE | 174 | EX | 14． H ． |  |  |
| 01465 ： 2 F ¢ 4 | 174 | 1.1 | H，，Ytyex | ；SET Stande ur |  |
| 640x cifft | 170 | $4 T$ | 7． $\mathrm{HH}^{\text {）}}$ |  |  |
| 640， tB | 17\％ | EX | Lf，H |  |  |
| 06［5：${ }^{\text {a }}$ | 1／40 | I．${ }^{\text {d }}$ | H（ H ． ） |  |  |
| （140］ 67 | 17\％ |  | H |  |  |
|  | 1206 | Jk | Z，GTMMEK－ |  |  |
| （HID） 35 | 1．7\％ | Dte： | （ H.$)$ | ；D我；1］mutil |  |
|  | 178 |  |  |  |  |
|  | 176 | ；IF（Ste：！－ 0 ：MIN ！－ 4 ） |  |  |  |
|  | 1.78 | ；If（Sf：－－（4） |  |  |  |
|  | 1731 | ； $4 ¢ \mathrm{c}$ | （－34；－－MIN |  |  |
|  | 1ras | HCE－Sti |  |  |  |
|  | 9\％8 |  |  |  |  |
| 64F14：3 | 17 c 4 | （i） 1 lith：） ll ： | H | ；－301stis |  |
| asi it | 1 c 3 | 11 | $\mathrm{H}, \mathrm{H}$ ） | ；1t（stciog |  |
| H4F： 8 | 176 |  | H | ；－ximins． |  |
| atrers | $1 / 3$ |  | （ H ） | ；\＆H1N！－（4） |  |
|  | 1788 |  | 7 （i） $0^{\circ} \mathrm{C}$－ |  |  |
| 1446． | 18.4 | 14： | H | ；－xilitis mbuln |  |
| （49\％it | 1780 | $11)$ | R．（Hi） | ；］（Stc：－－（1） |  |
|  | 14.1 | （＊） | H |  |  |
| chat mary | 1／4： | Jk | 16，dilith－4 |  |  |
|  | 1／as | （1．） | （H），6eyt | －IHEN Stherybel |  |
| 04F1） | 1794 |  | H | ；－X（im）HK HKith |  |
| CHFE TF | 176 | （1） | H （ H ） | ；－H1N |  |
| 6alt ${ }^{\text {a }}$ | 176 | We： | H |  |  |
| 04F 4 ：7 | 1747 | DWH |  |  |  |
| 6at 178 | 1748 | LD | （HL） H |  |  |
| 64F： 381 | 1749 | ，${ }^{\text {d }}$ | （501T－4 |  |  |
| 0414 | 1．754 | （i）（4）：Lff： | H | ；H154－54C |  |
| 64F5 77 | 1701 | Did |  |  |  |
| 641677 | 1．753＇ | 1D） | （H）， H |  |  |
| 14FF\％ 3046 | 173？ | JR（ | （ax） |  |  |
| 6454 citcar | 1754 |  | H．（ 6 Hesic |  |  |
| 94FC：CK．6 | 17.5 | EII | （i5HTIK（ H ） |  |  |
| 69FE． | 1784. | JR 2 | 2 C |  |  |
| 15 CH （ FF | 1737 | St1 fis | （Stem）（H．） |  |  |
|  | 1738 | （aut ID）H | H，HRIUN |  |  |
|  | 1789 | KTS 1 | i，（H．） |  |  |
| O＊it C9 | 1764 | 贯 KET |  |  |  |
|  | 176 | ；MHIN：STHEI MEIPCNI |  |  |  |
|  | 176\％ | ；Mllither ill | （1）Simki MEs |  |  |
|  | 1764 | ；1 HHM | －3 Sutur |  |  |
|  | 1765 |  |  |  |  |
|  | 17ab | ；Mur：Mul Stur | Shundy） $1 .(64)$ |  |  |


|  | 1767 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1768 |  |  |  |
| crat Cilleth | 1864 | CMI M | Micsit |  |
| H65\% 9813 | 170 | JH | MLCPL- |  |
|  | 176 |  |  |  |
|  | 1.76 |  |  |  |
|  | 973 |  |  |  |
|  | 1.774 | ; CuITHIT: Natr |  |  |
|  | 1775 |  |  |  |
|  | 1776 |  |  |  |
|  | 177 |  |  |  |
|  | 1778 |  |  |  |
|  | $17^{14}$ | ; Prst. |  |  |
|  | 184\% |  |  |  |
|  | 1781 | ; CHSE COTH: |  |  |
|  | 1.88 |  |  |  |
|  | 5.78: |  |  |  |
|  | 178s | ; CASF Stit |  |  |
|  | 1785 | ; Kılersfith |  |  |
|  | 1.786 | ; CASF HGH: |  |  |
|  | 1787 |  |  |  |
|  | 1788 | CHEL HEA: |  |  |
|  | 1.189 |  |  |  |
|  | 179019 | ; CHSt COH. |  |  |
|  | 179 | SNTCH (Hick) |  |  |
|  | 1796, | ; |  |  |
|  | 1798 | ; |  |  |
|  | 1794: |  |  |  |
|  | 1755 | ; chas 3 liplemmars. |  |  |
|  | 13\% |  |  |  |
|  | 1.797 |  |  |  |
|  | 17\% |  |  |  |
|  | 1749 | Milatilir | H. (hliri) |  |
| 8597 brimalat | f**19 | MLex in ib | 18, +1/[1/4) | ; Htas Sthek rilnitk |
| cout it | $18(1)$ |  | $\mathrm{H}_{4}(\mathrm{H})$ |  |
| 851c 2s | 1 ¢ ${ }^{\text {a }}$ |  | H |  |
| Qusid Eir | 180 | ${ }^{(12}$ | H |  |
|  | 18 (1) |  |  |  |
|  | 1806 | ; Noditit Nout (b) bricke |  |  |
| (xis Sthes | 18 l |  | (川\#31), H |  |
| (6)d |  | 10 | H. (V) (ra) |  |
|  | 1 141\% | 111 |  |  |
| (6) | 9404 | $4{ }_{4}$ | H | ; 4\% Nollst |
| Qs, | 9 HCH | (t.1) |  |  |
| 6s, frem | 1814 |  |  |  |
|  | 16\%' | 10 | K, ל | ; -7 VIHkHill |
| H5\% (F) | 18.10 | Sti | H |  |
| (tas | 1014 | 18: | $1.40+4$ |  |
| Harspr | 105 | (1)11) |  | ; Sti Vitkelin |
|  | fele | 111 | $\mathrm{K}, \mathrm{C}$ | , -> Mur |
| Atatitat | 13: |  | H | - IMACKC, Hi, H |
| osid Smer | 1818 |  |  |  |
| Oid timie | 1819 | (以) |  |  |
| 65 ctc ckit | 38\%4 | HETS | H |  |
|  | 18\% |  | C. Mrict |  |
| gras $x$ | 188\% | If: | H | ; KFSint PC |
|  | 1.87s | Jk | M88-4 |  |
| 1547 ( 5 | 98.8 | Mes lit | H |  |
| (150) \% | j8is |  | H |  |





139 4,301,503


COUP : ; ****************************


**15' ; *****************************

"做 - *****************************

$x+16$
2047
2448
enern

West withe: "ME?



Defle is atish

46s:cs in
bedy juccit Mic


Gebt iftrial :Mar.

$24 \times 4$
2945
"


CHECKS Hit
KII H-HMNT:
-- .-...
(1) bulJMC CHING




HNO Y Yokiligk (at int Mikt.









0656 E 5




MOES:




Macte: MISH H.

| 10 |  |
| :---: | :---: |
| (1) |  |
| ID |  |
| (1) |  |



(1) L 1 (IX+H: 1.$)$
(PT) ING Kilt
11 maniry




kFl ?
(1. $\mathrm{H}, \mathrm{C}$



100) 14.14


H(1) $1 \times$. It
Mil Finl Imil. .
Nift: Welelck (axH) NWilt


| OEki＇if | 且呺 | MFHINT：X（k） | $\mathrm{H}+$ |
| :---: | :---: | :---: | :---: |
|  | \％1\％ | CML | Mlitim |
| （6tatity | ${ }^{2} 17$ | t． | ［4，H |
|  | ［1\％ | StT |  |
| O64S lixat | 1194 | 011 |  |
|  | Exa | ；XOK | H |
|  | 238 | ；LD | （IRINFE），H ；HRJHE THE S（AT |
|  | 98 | ID | E （1Y＋（\％）${ }^{\text {（1）}}$ |
| M6tict 79 | 93 | 10 | H， C |
| cety ${ }^{\text {a }}$ | 234 | KkCH |  |
| cercy of | 9185 | Kkdid |  |
| 861：1 E6S | 286 |  |  |
| $46 \mathrm{C} \times \mathrm{S}$ ： | 931 |  |  |
| （abch 5 | 248 | 1.0 | D， H |
| Uect 35 | 2189 | H－1． 14. | b |
| 46 CLC 28417 | 2.46 |  | 2，Mfles |
|  | 214 | （1） | A Gff |
|  | 248 | （a） | STkipt |
|  | 246 | ， 12 | H15－5 |
| （0）C7 7 | 2144 | H12：LD | fic： |
| $060 \times 1$ Effis | 2945 |  | H8H |
| M60 ${ }^{\text {a }}$ as | 286 |  |  |
| 600） 4 | 2947 | L．） | $\mathrm{C}, \mathrm{H}$ |
| U6IM ${ }^{\text {a }}$ | ：988 |  |  |
| 460（4） | 2494 | Wris：战： |  |
| Gibet axm | aibu | ，12 | C，Mriat |
| 464 0 | Mss | Kich |  |
| 6069 时 | ＇A5＇ | KkH |  |
| H6xy cich | \％ 4 s | Hix） | H SICuntind |
| 501x：184\％ | M 4 ¢ | ．${ }^{\text {k }}$ | Muls－5 |
| ater cheitu． | ：453 | Mila：Cfll | Sikule |
| Cuts F | 296． | $x$ | H |
|  | A5\％ | ；HHOFHE J M |  |
|  | $2{ }^{2}$ | ；Sikile relin | Natk |
|  | ：464 | ； HL －H0， $\mathrm{HFF}_{5}$ |  |
|  | A6P1 | ；（ MIT H H－H＋ |  |
| H6t\％ 5 | Mas | SIKiFt：HISH |  |
| nete 15 | P6 ${ }^{\prime \prime}$ | PIKH |  |
| 60ts Sblit | 916 | （1） |  |
| Stat：Antst | P6a | 10 |  |
|  | ：16．h | 119 | 1．， H |
|  | ：14nt | Sitty：10 | H． F |
| 6ithe Mr | ；16． | XIN＇ | （H） |
|  | ：19，${ }^{1 / 4}$ | （t） |  |
|  | $3{ }^{6}$ | \％ | （ H ） |
| nita $\%$ | ：174 | 11 | （ H II）， H |
| 6otic | csid | 11） | H， |
| 0xts ctis： | ：9\％ | Hes） | H，F：Y THM |
| 6etre $6+$ | mis | 10） 1 | L．H |
| H6t－1 70 | 9M | 11） | $\mathrm{H}, \mathrm{H}$ |
| Oxts（xther | 4\％ | HUS： | H6 6 |
| 6eti 67 | ：476 | L．${ }^{\text {d }}$ | H． H |
| （6）\＆\％ 364 | 19 | DINT | STky－ |
|  | 9178 | H\％ | k c |
| Cratrs |  | Pct | H． |
| （16） 623 | \％981 | 1／k： | HL |
| 66F1） C 9 | 281 | K． 1 |  |
|  | 248： | ；＊＊＊＊＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊＊ |
|  | 984 | ；HKIIF K（M） | Witurs＊ |
|  | 148 | ；＊＊＊＊＊＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊ |


|  |  | － 145 | 146 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 28 | ；Moits |  |  |
|  | 2487 | ；1 HW | $\mathrm{H}=\mathrm{H} / \mathrm{H}^{\text {d }}$ |  |
|  | 2988 | ； |  |  |
|  | 2889 | ； |  |  |
|  | 2959 | ； | $\theta=4 \leq 12$ |  |
|  | 2919 | ； | $\mathrm{C}=\mathrm{x}$ sidit |  |
|  | 299 | ； |  |  |
|  | ［193 | ；OUIPIT： | OL＝Scket imbless（kt） |  |
|  | 294 | ； |  |  |
|  | 245 | ； |  |  |
|  | 20\％ | ；ENKY： | Wkit Fkit Mecilik |  |
|  | 299 | ；1M4T： | IX＝veciok hlu）l：s |  |
|  | 2998 | ； |  |  |
|  | 2945 | ；aurpir： | 14． H |  |
|  | 270 |  |  |  |
| GEFE Wortfl | \％ 14 | Mmat：LD |  |  |
|  | \％tr | ID |  |  |
|  | 2xis | LD |  |  |
|  | \％ats | ST |  |  |
|  | 2185 | ；Enky： | WKII NEL．milit． <br> 收IIINS KLIHTLUE FHTILENG |  |
|  | 去＊ | ；FAFME |  |  |
|  | 2847 | ；1144T： | henling kllitily fatitels |  |
|  | cetr | ；chlumit | Lt |  |
|  | 209 | ；MOTES： |  |  |
|  | 20 | ； |  |  |
| 8720．+5 | 24 | PMK1TR：PLEF FH |  | ；SNAF MK |
| H7al： 7 | （2） | i． | H．（H．） | ；（i．）6Fl． X |
| （7） 27 | as？ | IMC：H |  |  |
| （irit 83 | 2 | Het | f， E | ；fld tu Slfflick X |
| 874 5t | ？ 75 | 10 | t． H |  |
| 871975 | 296 | （1） | H（H） | ；Sfitit Sloky rok Y |
| 6711．\％ | 297 | IN： | H． |  |
| 671： 8. | \％8 | H（L） | f，b |  |
| 071، $5 \%$ | \％99 | （1） | D， 4 |  |
| 8719 ＋1 | Wra | PCP |  |  |
|  | may | ；HNTKY： |  |  |
|  | cra |  |  |  |
|  | $\cdots$ | ；1NFAII： | H，CL，H |  |
|  | $2 m 4$ | ；（t）THET： | 14 |  |
|  | 四 | ；Mits |  <br>  |  |
|  | mas |  |  |  |
| 8785 | m | MH：Mr： 10 | （i， H ） | ；（6．$\times$ ¢ 5 \％ |
| 9736． 2 | xit | IW： H |  |  |
| 4714 46 | arey | L． 1 | K，（H） | ；HWl Y |
| （13\％ | \％ | INC：H |  |  |
|  | \％ | ；HNiky： |  |  |
|  | irs | ；11H4II： | H．L．LT，Mi．，H |  |
|  | at | －IU1） | 14 |  |
|  | P\％ |  |  |  |
|  | $\therefore$ | H10\％ |  |  |
|  | an | －Jnert |  |  |
|  | arc |  |  |  |
|  |  | mixlife：fit |  |  |
| 073F 殹： | $m 9$ | IR | NS，MRRIH－ | ；hakifl it so |
|  | 3 c | kIT | $\mathrm{W} \times \mathrm{H} \mathrm{N}, \mathrm{H}, \mathrm{H}$ |  |
| Bra＇＇knd | Pra | IR |  |  |
|  | 242 | ；DO MKHH | ？Whlt |  |
| 4780 | $2 ; 4$ | \％ok | H |  |
| 9738 | anct | R⿴囗大T：HMSH |  |  |



|  | $\cdots$ | 149 | 4，301，503 | 150 |
| :---: | :---: | :---: | :---: | :---: |
| 0\％6） 13 | 2084 | 1H6： | ＊ |  |
| （176c 77 | 2ats | LD | （ $\mathrm{H}_{1}$ ）， H |  |
| 67（1）： 1 | 20\％ | UEC： | H |  |
| 976t 71 | 2 WH | LD | （ H ）， H |  |
| 476F 2 H | 206 | DEC： | H |  |
|  |  | DINV | WWXI： 2 － |  |
| 97TE 76 | 2－14 | LD | （H）， H |  |
| 67TS ${ }^{\text {\％}}$ | 26.5 | DEC： | H． |  |
| $47 / 4{ }^{4} 70$ | 20\％ | LD | （H）， H |  |
| $67 / 510$ | 235 | PCF | H |  |
| 6776 8ts | 23.4 | LD | C．，HFIEM |  |
|  | 2815 | H0D | $\mathrm{H}, \mathrm{HC}$ |  |
| 4789 11 | 236 | FPP | EC |  |
| （1774 964．t： | $2 \times 17$ | DJR | HNX $1-4$ |  |
| arce cy | 218 | REI |  |  |
|  | 2614 | ；NTWF | EX．AWK HKW YECTOR |  |
|  | 2 Cb | ；HWFCRE |  |  |
|  | 20 | ；JNFUT： | $1 \mathrm{~L}=\mathrm{HELT}$ TK |  |
|  | rers | ； | $t=x 5176$ |  |
|  | 230 | ； | $0=Y 5124$ |  |
|  | 2204 | ；NOITS： |  |  |
|  | 205 | ； |  |  |
|  | 286 | ； |  |  |
|  | 287 | ； | IF II NGGS SET，II IS THEN KFGEI |  |
| 875 buckutio | \％as | MVET．fN：PIT |  |  |
| 8781.8 | $2 \times 4$ | KET | 7 ；wult if N01 |  |
| （17e）luchetich | 2xa | KES |  |  |
| 078\％Wrictu | \％ci | 1.1 |  |  |
| Brse metat | \％ | 1.0 | $1,(1 X+M H K H C)$ |  |
| Brac：Drakitize | 回 | Elt |  |  |
|  | 234 | Jk | \％，1WELCLS－\％；JUMP JF N07 |  |
| 679\％7K | 2 cc | 10 | ME ；$\times 512 \mathrm{Cl} 10 \mathrm{~A}$ |  |
| 6793 HMA | \％6 | Hefi |  |  |
|  | $2 \times 7$ | INC： | A |  |
| 1796，4F | 208 | 10 | $\mathrm{C}, \mathrm{H}$ |  |
| $879706+5$ | 209 | 10 | E，（fFH |  |
| $87 \times 5$ | $2 \times 14$ | H（1） |  |  |
|  | 204 |  |  |  |
| B7CM1 | 9\％ |  |  |  |
| 079\％ CHF 4 | P14： | $4 . T$ | 6， H |  |
| 8759：Midu |  | 10 |  |  |
|  | 2sk | ； HH 4 | H．tate matis |  |
|  | 206 | ；Hatrist |  |  |
|  | 20 | ； 1 NHOT | H＝batuk fotkrs |  |
|  | 364 | ； | $t=X \operatorname{sic}$ |  |
|  | 2 | ； | $0-Y$ SIAt |  |
|  | $\because \mathrm{Cb}$ | ； | H＝Iftin IIItMI NIIH |  |
|  | \％ | Mallik： 10 |  |  |
| Girim | 里象 | $4{ }^{4}$ | ＋ |  |
| 07 975 4 | 203 | L．D | fi， H |  |
| 675\％＇ 8 | 20 | L．D | H：$\quad$ ； $\mathrm{H}=$ DHITA 10 HILL．WITH |  |
| 074\％ 43 | 3 4 | Sta fats： 10 | H， H |  |
| 6174 77 | 256 |  | （H）， H |  |
| －1783 3 | 2357 | INX： | H |  |
| 6716 30fy | 988 | ［JWV |  |  |
| 874， 69 | rose | fild | H．HC． |  |
| G764 15 | $2 \times 6$ | Det： | 0 |  |
|  | 2361 | ．${ }^{\text {d }}$ | NE，Mat mat－ |  |
| 8076： 6 | 262 | kt．t |  |  |


|  |  | 151 4,301,503 |  | 152 |
| :---: | :---: | :---: | :---: | :---: |
|  | 266 | ; N(H1F | KFSTCAT HKEA |  |
|  | 2964 | ; 1H4TT: |  |  |
|  | 265 | ; |  |  |
|  | 2266 | ; MKIL: |  |  |
| 6780 H | 24.7 | MHEST: EX | LE, H |  |
| 87ft. 4 | 2668 | L) | C, (H) |  |
| 87fig 3 | 269 |  |  |  |
| 074846 | 230 | LD | $\mathrm{E}, \mathrm{H}$ ) |  |
| 0761. 2 | 2572 |  |  |  |
|  | $2 \pi$ |  |  |  |
| 0 T ¢ H | ars |  | H |  |
| OTES cs | 2818 | Het SIS: FISH | ms: |  |
| 676. 15 | 278 | Prsh |  |  |
| (17) 47 | 206 | LD | B, fi |  |
| G783 FIf | \% | LDIR |  |  |
| 976ff E.E | 2188 | EX | WE, H |  |
| 07te Es | 269 | Flf | H |  |
| 876: Of:\% | 2881 | 1.1 | C. EYTEFL |  |
| H7E 89 | 204 | H0) | $\mathrm{H}, \mathrm{EX}$ |  |
| 8764 ER | 2 ce | EX | Lf. H |  |
| Qocte cis | 2083 | Prip | EC |  |
| 67cs 10t: | 2884 | D.INX | MRX $571-\%$ |  |
| acce 6 | 288 | K4. 3 |  |  |
|  | 2347 | ; ********* | ********************** |  |
|  | 2884 | ; * (HAHC) | HK DISMMT K(HIIIHS * |  |
|  | 284 | ; ********* | ********************* |  |
|  | 2 Sc | ; NHHT | DSWift STKIMG |  |
|  | 2 T 4 | ; HWMOCt |  |  |
|  | 2290 | ; 1N+117: |  |  |
|  | 2393 |  | $\mathrm{H}=$ STkJuci mothes |  |
|  | 2794 | ; |  |  |
|  | 2 Sc |  |  |  |
|  | 2096 | ; slfek lise |  |  |
|  | 2797 | ; EXCM Ginafil |  |  |
|  | 2058 | ; $151+5 \mathrm{TH}$ |  |  |
|  | Tras | ; IF II ISN |  |  |
|  | 2484 | ; TEST 15 K |  |  |
|  | 2409. | ; f MULS St |  |  |
| 88.4 ct | 2442 |  |  |  |
| 875 47 | 24fs |  |  |  |
| 076. 68 | 2484 |  | 2 ; WUJT IF 50 |  |
| 0irit ractu | 2 CH |  |  |  |
| 8709 +fes | 2460 |  | GAH ; SuCK IN STEIHS? |  |
| (17xC 30\% | 3467 | , 1 |  |  |
|  | $2{ }^{2}$ | Sluns: Call | DISTKH ; SHONCHK |  |
| Orio 2 c | 246 |  |  |  |
| 070 ${ }^{\prime \prime}$ 184* | 2418 | .k |  |  |
| (fin) +6.7 | 2415 | Sikbe: (at) | j01515 ; MKKE SLCK MESK |  |
| 870648 | 2412 | 10 | K, H |  |
| 日rd7 2 | 2413 |  |  |  |
| Q7ne FB | 2414 | EX | Df, HL |  |
| 970y (dxturs | 24.5 | CHIL | Hickj |  |
| 075C checita | 86 | CHLI | WHLD |  |
| 6774 184: | 2497 | JK |  |  |
|  | 2418 | ; ********** | ******************** | $\checkmark$ |
|  | 241.9 | ; * (HFH:HCTH | K Displith kollint * |  |
|  | 24.4 | ; ********* | ******************* |  |
|  | 2409 | ; IMAT | $\mathrm{H}=\mathrm{CHR}$ |  |
|  | -4\% | ; |  |  |






| 26.5 |  |  |
| :---: | :---: | :---: |
| 26\% | DEFCHR | Mark |
| 26.27 |  | [4FF |
| 26\%8 |  |  |
| 2689 |  | DEFE ${ }^{\text {ch }}$ |
| 2654 |  | DFFB * |
| 2631 |  | DEFE 4 E |
| 2631 |  | DFFE ${ }^{\text {a }}$ |
| 2635 |  | DEFB SG |
| 2654 |  | ENH |



| 6854 | 26.7 | L.KGTHK |  |
| :---: | :---: | :---: | :---: |
| 68EE 4 | 2688 |  |  |
| 6GEE | 26.9 |  |  |
| 864? | 264 |  |  |
| 669 | 2681 |  |  |
| (16) | 260? |  |  |
| 6907 | 2645 |  |  |
| Gsfer | $2 \mathrm{CA4}$ |  |  |
| 04.15 | 2645 |  |  |
| 6996 | 2606 |  |  |
| 69\%\% | 204 |  |  |
| 659 | 2648 |  |  |
| 6995 | $2 \times 69$ |  |  |
| 096\% | 26.6 |  |  |
| 090 | 2631 |  |  |
| 6946 | 245\% |  |  |
| 09.11 | 265 |  |  |
| 0 cosi | 2654 |  |  |
| cost: | 2655 |  |  |
| 640\% | 2656 |  |  |


| gix. 9 | 264 |  |
| :---: | :---: | :---: |
| $8 \mathrm{E} / 19$ | [20\% |  |
| [197\% | ctas |  |
| 097 | 2fut | DEFCHK 60, |
| 6ust | 2661 |  |
| 0 CH | "60' |  |
| grac | 2663 |  |
| (1040 | :664 |  |
| O9is | Sig. |  |
| WHa: | ; 266 |  |
| 69FI | ?667 |  |
| (64\% | 2668 |  |
| 0.45) | :669 |  |
| 69\%,4 | 2676 |  |
| Esc): | 26i1 |  |
| (0, $0^{\prime \prime}$ ? | 2672 |  |
| 8509 | 263 |  |
| cete | 2674 |  |
| Q4. 7 | 2675 |  |
| 65SE | 2676 |  |
| 943 | [\%\% |  |
| 8545 | 2678 |  |
| CHes | \%699 | DEFCHE |
| Qutar | 9684 |  |
| Oflis. | 3684 |  |
| Cute | 2684 |  |
| 6rs.F | 2683 |  |
| 642 | 2684 |  |
| Cra | 2685 |  |
| Ofic | 2686 |  |
| Crize | 2687 |  |
| CHACO | 2688 |  |
| 0619 | 2685 |  |
| (eftic | 2694 |  |
| 8fbl | 2691 |  |
| CHET | $269 \%$ |  |
| Ef65 | 2693 |  |
| Onic | 2694 |  |
| Guls | 2655 |  |
| 6H17 | 2.696 |  |
| Exts | 2697 |  |
| enfes | 664 |  |
| (6)6F | 26899 |  |
| 648\% | 2760 |  |
| (f)(S) | 2761 |  |
| CH+N | 2Te |  |
| Offt | 2 CH |  |
| GHET | 278 |  |
| 6459 | 2 ct | DEFB $G$ |
| 64tw | 276 | DFFE ${ }^{\text {a }}$ (th |
| ERBE M M | 274 | $1 \times+50$ |
|  | 2768 |  |
| (Gfif) (1) | 2764 | DEFB 9 |
| 6fer 24 | 2714 |  |
|  | 2711 |  |
|  | 271\% | ; WNIt (1F |
|  | 2753 |  |
| (1)6 | '194 | SWICHK |
|  | 2715 |  |







88AF EEFT 解?




perat. 45
465\% E6M 2819


OAEC: it ix ite
OHD) (HH
(6) 6

1863 29 2xas
066: ix 284
1604 29 2888
Gext 54 ixey
( $6 \times 6.5$ 5)
6067



GIND EFCH: TOSS CUN SHIFT MMONN
(1) L.H ; SfME
(1) HIE ; [E] X

(OK 1 ; COHEIM: WJTH MR
WI TH: MKH HA

(i.) H.t


H(0) $\mathrm{H}, \mathrm{s} .6 \mathrm{H}$

LD H, H
H(x) $\mathrm{H}, \mathrm{H} \quad$; $\mathrm{CT} \mathrm{H}=\mathrm{Y}=8$
(H) H.H

HDD H.H.
LD D,H
LD H,L
H() H.H ; SET H. $=Y * 3$
HOD H,H
H(i) $H$ H, OU. ; SET H. $=Y *$ 4

| 6** (x) | 2884 | SRH | H | ; $\mathrm{H}=\times 4$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cuxic $4 \times$ | 288 | Spe | A |  |  |
| 60xt 57 | 2886 | ID | F, H |  |  |
| (186) 960 | 28.8 | L.D | D, 8 |  |  |
| (1673. 19 | 28.8 | H() | H, (F) | ; H. $=Y * 40+X$ | 4 |
|  | $28 \times 5$ | If | N:AHMK-1 |  |  |
|  | 2840 | E.MOIF |  |  |  |
| Gerat 1 P | $2 \times 84$ | HX | Df, H |  |  |


|  | 2834 | SW | H | ; $H=X 4$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ofxt 6 - | 2885 | STA | A |  |  |
| 6ext 57 | 28.8 | 1.15 | F, H |  |  |
| (186) 960 | 28.8 | L.D | D, 8 |  |  |
| (1673. 19 | 28.8 | Hiv) | H, (\% | ; H. $=Y * 48+X$ | 4 |
|  | $28 \times 5$ | IF | NHHWN-1 |  |  |
|  | 28401 | EMOMF |  |  |  |
| GRT: FB | $2 \times 84$ | EX | Df, H |  |  |


|  | 2834 | SW | H | ; $H=X 4$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ofxt 6 - | 2885 | STA | A |  |  |
| 6ext 57 | 28.8 | 1.15 | F, H |  |  |
| (186) 960 | 28.8 | L.D | D, 8 |  |  |
| (1673. 19 | 28.8 | Hiv) | H, (\% | ; H. $=Y * 48+X$ | 4 |
|  | $28 \times 5$ | IF | NHHWN-1 |  |  |
|  | 28401 | EMOMF |  |  |  |
| GRT: FB | $2 \times 84$ | EX | Df, H |  |  | 168


|  | 2843 | ; NKHET | KETLEN FREM M Mck |
| :---: | :---: | :---: | :---: |
|  | 2844 | ; PHRPMET: |  |
|  | 2845 | ; IHIS CTdy |  |
|  | 2846 | ; IT DECS 1 |  |
| CkTs Fi | 2807 | MWht 7 : Pry | H |
| 6874 ES | S848 |  | H |
| Eits cy | 2849 | kft |  |




| 2864 | ; Mant |  | Stcet NJHEAT |
| :---: | :---: | :---: | :---: |
| 2665 | ; PMMCt |  | NIEGE STHEINS (!) |
| 288\% | ; IN-HT: |  | $g=$ NIBAE 10 STIN |
| 2883 | ; |  |  |
| 28884 | ; H | $H 2=\mathrm{H}$ St | 4 foblests |
| \%648 | Prinje: | MKH HH |  |
| ?xta |  | MUSH EX |  |
| 288 |  | 1D K. ${ }_{\text {ch }}$ |  |
| $2 \times 8$ |  | SWL C |  |





2942 ; Jivts: $\mathrm{E}=\mathrm{x}$ (x)
243: $\quad D=Y$ couk


2946 ; OUMTIS: MNE:

| cerci | 2947 | Mushl: |  |
| :---: | :---: | :---: | :---: |
| cex, mixulu | 29.48 | ID | 1x, SMA FNI |
| Exus ges: | 29n4 | LD | B, 4 SH |
| OGO2 Strat |  | LD |  |
| Otus cs | 2951 | MISH | Ex: |
| OEXC. FIx Hete | che | RtS | \% (1Y+60) |
| 66ty cixtak | $2 x^{2}$ | CHI | kCit)SP |
| (EW) CJ | 2xis | M(\% | EC |
|  | 2965 | H11 | 7,0 |
| 㑣化 48 | $3 \times 56$ | RET | 2 |
| 66F1 3 P7 H | 3637 | LD | A. 8 (th+3fit |
| 6eta (0) 19 | 2988 | CHL | DSFCH |
| 85Ef. 660 | 395 | 10 | H, $\mathrm{A}_{6} \mathbf{H}$ |
| 66EE StDA | 90, | ID | H. ( insecs |
|  | 2961 | ; Frle Ffil |  |










3186









Sect ; INPUT: $\quad B=$ DISNW IPTICNS.

















OND: 明 359

GDD)


0088545049364
6OF:

dat. 61
GHF 68 S68
G6458 3869
GED 6) 33 O


6E1S 3

DHF 8

UtFB 6
MNGAC: WEFM 'CA CUM BIOR'
OAH1: 6
HKCKR: $1+F H$ 'SCKIKEX INVi'
DEF\& 6
GHETK: WIFM 'SERECT Gifth'
DLFE 6TH
DHE 8
DEFS 89
DEFK 510 H1K

[ CFB G
EN

10TH ASSHMELE ERKKKS $=0$
FTTCH, EVEN, TABIN \& LUEDEKA
135 S, la Salle St.a Chicago, III. 60603
File 36897


A? ; : IAMYRGHI FDTATES*


- $\%$, GHI lGHT SAGGGRGLND JOE

$\therefore$ : FMUITONING DF GONTFOLE AND VEGTOR LIELTA CHANGING
GIZ , LFATH, FÜST FOUNL ETUFF AND END GAME

| 6 O4 ; EQUATES |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oomes | 655 | INX | EQU | 8 | ; | LEFT NUMEER X |  |
| Soore | 65: | ESY | EQU | 2 | ; | EANNEF STRINGS Y |  |
| - bess | 65 | Fidx | EQU | 136 | ; | FIIGHT NIMEEF $X$ |  |
| 90\% | ¢ 6 | LEURX | Etu | 32 | ; | LEFT EUlllets X |  |
| 9nct: | cs | FEEILX | EQU | 104 | ; | RIGHT " " |  |
| 大mar | 60 | ETMFX | EQt | 76 | ; | SUE TIMER $X$ |  |
| anes | $\therefore 1$ | ERX | ESU | 44 | ; | GET FEADY $X$ |  |
| som 1 | $\cdots 2$ | EiFY | EQU | 1 | ; | " Y |  |
| OnA. | 63 | LIFX | EQU | 64 | ; | CIRAW X |  |
| min | $\therefore 84$ | TCACY | EQL | 20 | ; | TOF cactus y |  |
| Somet | ASr | TTFEEY | EDU | TCACY-5 |  |  |  |
| Conca | A\% | MCAEY | E6U | 42 | ; | Mici cactus $Y$ |  |
| 904t | $\therefore 7$ | Eancy | EQU | 70 | ; | EOTTCM CACTLIS Y |  |
| 9044. | As\% | ETEEEY | E0U1 | ECALCY-5 |  |  |  |
| So40 | $\cdots$ | LTAL ${ }^{\text {a }}$ | Egu | 64 | ; | LEFT CACTUS X |  |
| 905s | $\therefore \%$ | FEACX | ESU | 88 | , | FIGHT CACTUS $x$ |  |
| Somir | 4.71 | CCAEX | EMU | 76 | ; | CENTEF CAICTUS $x^{\prime}$ |  |
| sonas | $\cdots 2$ | Whate | EDU | 72 | ; | WAGON X |  |
| somer | -\%\% | Cowx | EQU | RCACX +E | ; | OTHER COWEOYS WINCIOW | X |
|  | 6.74 | ; |  |  |  |  |  |
| 2omin | $\therefore 8$ | TL...INE. | ESU | 10 | j | TUP LINE GF GIMEPACE |  |
| soono | $\therefore 76$ | ALINE | EQU | TLINE-1 |  |  |  |
| OOFO | 677 | EL. INE | EQU | 92 | ; | EOTTOM LINE OF |  |
|  | ¢7E | - |  |  |  |  |  |
| 901\% | $67 \%$ | EULUVEz | EQU | 15 | ; | EULLET VECTOF SIZE |  |
| 9n17 | 60 | GFVEIZ | EQU | 23 |  |  |  |
| ami: | 6 C | WAGVदz | EQU | 18 | j | WAGIUN VECTTIR SIRE |  |
|  | A- $\mathrm{C}_{2}$ | ; |  |  |  |  |  |
| 90\%: | 1.3: | WINENEI | ESU | 50 | j | TGF-EGTTOM WINEIGIW EOUM | INDARY |









1ワリ：$-11 \cdots 1 \Gamma \quad \because 76$

 $19 \mathrm{~F} \quad 101 \%$ 190 FI 1901 cmes 19 CA ras 10 CO CE 10076 106E F5 1909 100 n 1505：57 190 cecs 19CE 19 LO O 1901 F 1 $1907 \%$

190 c 1 m 100477 $19051 \%$ 19 Le os 190729 19ne 1A 1000 $\begin{array}{ll}1909 & 1001 \\ 190272 & 1002\end{array}$ 1 19F 19 1008 1906 $19015-60$ 10IF as 1005 $19 \mathrm{EO} \quad 1007$ $19 E 1$ ois 100 $\begin{array}{ll}1 \sigma F 2 F E & 100 \% \\ 1 \sigma E=E \% & 1010\end{array}$ $\begin{array}{ll}1 \sigma E E O & 1010 \\ 1 \sigma E A \text { FF } & 1011\end{array}$ $\begin{array}{lll}19 E 4 & F E & 1011 \\ 19 E S & 77 & 1012\end{array}$
$19 E 6 \quad 1013$
1于E7 「－

1ヶ：
1．4in 1！い。
1 なが ：1
1－E［1 ト11F 1 FEF $\because 1$ 亿A，AF 1\％F2
1954
1 GF： $2 \therefore$ ar 1 5F7 riano 19F\％MO 10 $1 G F A \quad 1027$ $19 F E O \% \quad 1025$

| $1 \theta F G F B A F$ | 1029 |
| :--- | :--- |
| $1 \theta F E$ | 1030 |

$19 F F E: \quad 10 \Omega 1$
1 AOG［I：$\quad 1032$
1 MO1 in $\quad 1023$


1 Arar
1AO／1：7F

1ñ！＂
बOQE $\because 1 F$ 1aCE

1のロリ： F
1 ह刀ा

1 FIF
JA1 CH TH A1：？4 1 ค1／ 4 FIF
$1 \rho 16 \quad 10$ ？

I．LI IL．，TFEE
FUGH RF
In A 1100 E
（1LI）（XFAND），A
FOF AF
CALL CACW
cr
FET $\bar{C}$
INC EC
CAOW：FUEH AF
FUSH DE
LI A）（EC）
LD DIA
LI A， B ；EXFANUGMATIC
EYETEM WRITP
FOF DE
FOF AF
RET
－FUT del $X, Y$ inta eullet vectors
FUTVE：La A，（DE）；TAELE［0 LO］
LI（HL），A ；ELL［D LO］
INC DE ；TAE［口 HI］
INC：EC ；COW［D HI］
INC：HL ：EUL［OHI］
LI A．（DE）
LL（HL），A
INE：HL ；ELL［LO］
INE：［IE ；TAE［HI］
INE EE ：COW［LO］

INC HL ；ELUL［HI］
LD A，（EC）
EX［IE，HL
ALICI A，（HL）
EX［IE，HL
LD（HL），A ：EUL［HI］＝COW［HI］＋TAE［HI］
INC：DE ：TAE［DHI］
fiET
；GIINF li，GT GTART UF FUUITINE（CINCE FEFI GAME）

latel W MX：GFi
LEFE：： 414
LEFW ENLIGF
LD SF，STACK
EYETEM INTFC
［II FILL
［EFW STACK
［EFW CT7－STACK
LIEFE： 0
［II SETE
DEFE：2＊＊GSESCR
LEFW EAMSTE
LG EETGLT ；SET LIF GAME PGRTS
［IEFE BLINE＊2 ；BCITTOM LINE－VERT BLK
LIEFE FNGAEX／4＋OCOH：HOFLZ EUHINLIS
LIEFB E ；INMOD
LIO CILSET
LIEFW GFGCILS
LIG EWUSIC F FLAY ETFEETS OF LOR
DEFW MSTACK
IIEFE $11000000 B$ ；ON VOICE $A$
LIEFW HUME
EXIT
；ONL：E A FILINLI STAFT LIF RUITINE
；※それれか
GTRN［I：［1I
GYETEM INTFC
；INIT HANLILE：ELILLETE，TIMERS
［IIG MLIVE
LIEFW ETS
［IEFW 12
［IEFW SINIT
；EIU IFF EANNEF
FILL $\because$ NIFMEM，EYTEFL＊ALINE，OFFH

```
    - EFASE SGREEN
    ; FEGET VECTORS
        FILL? STFRAM, ENLIRAM-STRRAM,O
```


- SHMW SCORES
$[10$ SUCK
LIEFE OOO10000B ; IX

1 AO 1 OA

$\begin{array}{ll}10 . \mathrm{F} \text { a } & 1063 \\ 10 . \mathrm{F} \text { On } & 1064\end{array}$
1 AOO - 1065
$10: 1$ A IF 1066
1A:
1067
$\begin{array}{ll}1 A \because 1 & 106 \% \\ 10-5 & 106 \%\end{array}$


$\begin{array}{ll}10 \%: \therefore 107 & 107\end{array}$



$1 A 5: 3 A A 54 F \quad 1085$
1AEG 1EAO
1086
1AEG 1EAO
1AGO OIAN1D
1ASE THES15

| $1 A E F$ | $F A F$ |
| :--- | :--- |
| $1 A G O$ | $-174 F$ |
| $1 A 6 S$ | $-174 F$ |


1 A71 Er-415 1077

$\begin{array}{ll}1 A 7 E \\ 1 A T F & 10920 \\ 1100\end{array}$
1A7F :AGO4F 1101
$\begin{array}{ll}1 A E \% \text { FT } & 1102 \\ 1 A E S & 1103\end{array}$

$1 A S \%$ ramGecolo 1105


$1 A G O$ TISGOEOA 1109
$1 A S T$ RTEAAD 1110
$\begin{array}{ll}1 \text { AAO } 1 E O B & 1110 \\ 1 A n= & 1111\end{array}$
$\begin{array}{ll}1 A \cap z E E O S & 1112 \\ 1 A \cap 4 & 0 S 18 \\ 1 A A R & 1113\end{array}$
$1 \mathrm{AA} A \quad 1114$
$\begin{array}{ll}1 \text { AAS } 4 C & 1115 \\ 1 \text { AAS } 76 & 1116\end{array}$
$\begin{array}{ll}1 A A O & 1116 \\ 1 A A N O E & 1117\end{array}$
$\begin{array}{ll}\text { IAAN OG } & 1117 \\ \text { IAAT F:SE } & 111 E\end{array}$
$\begin{array}{lll}\text { 1AAN } 111200 & 111 \% \\ \text { 1AEO } & 1120 \\ \text { IAR } & 11 E 4 F & 1121\end{array}$
$\begin{array}{lll}1 A E O & T H Z 11 E 4 F & 1121 \\ 1 \text { AFA } & 12.004 & 11 z 2\end{array}$

1AFN 112
$\begin{array}{ll}1 \text { AF: OFO } & 1128 \\ 1128\end{array}$
$\begin{array}{ll}1 \text { AFF HMFIOM } & 1128 \\ 1127\end{array}$
1AF1 1HT:COTO1 1128


| 201 |  |  |  | 4,301,503 |
| :---: | :---: | :---: | :---: | :---: |
| 150 0 ar | 120.7 | Endigam: | La | A. (GAMSTB) |
| 1 rar п! | 1205 |  | Eit | GEEENI, $A$ |
| $15 \%$ | 1206 |  | FET | - |
| $15: \%$ | $12 \%$ |  | SYETE | M Quit |


| 1 F | 120\% | LITAE: | INF | SCT7, ENLIRND |
| :---: | :---: | :---: | :---: | :---: |
| $1 \Gamma: 1$ | $1 \div 10$ |  | $\cdots \mathrm{MF}$ | GFO, ENORND |
| 1 T | $1 \overline{11}$ |  | Fic: | EFO, FFOTO |
| $1 \mathrm{~F}, 11$ | 1212 |  | FO | EFi, FFOT1 |
| 1 $15 \cdot 1$, | $1 \% 12$ |  | Fic | S.lo, Joyo |
| 11:] | 1214 |  | R0: | E.l1. JOY 1 |
| 1517 | 1215 |  | MLO | EKYD,FISS |
| 119\% | $1: 16$ |  | FL | STO, FIREO |
| 1「": | 1217 |  | Fic: | ST1, FIRE1 |
| 1F. | 1218 |  | FE | ESEC, LCLOCK, +END |


| 15:\% | 12:11 | EULFIT | LOMT |  |
| :---: | :---: | :---: | :---: | :---: |
| 11:': | $1 . \because 1$ | colrif | IIIN: |  |
| 11: $\because$ | $1 \therefore$ |  | LONT | CHFLIE |
| $11: r i n)$ | 12 z |  | SIGNT | CHFLIS |
| 15 E | 1224 |  | Lumer | CHRDIS |
| 1ESG: | 1225 |  | LONT | MRET |






209

|  |  | 14\% |
| :---: | :---: | :---: |
|  |  | -14\% |
|  |  | 1477 |
| $15+1$ | 1 | $14 \%$ |
| 15\% | - 1 | $14 \%$ |
| trim | $\therefore$ | 1500 |
| 1 [1\%.F | $\therefore \because$ | 1501 |
| 111. 1 | $\cdot$ | 1', \% ${ }^{\text {' }}$ |
| 111'1. | 1 | 1.', 1 : |
| 11.1 | 1 | 1: 以 : |
| 111: | I | $1{ }^{1}$, 0 ¢ |
| $1517 \%$ | n: | 1506 |
| 11174 | TL. | 1507 |
| 110 | ПITIF 1 | 1308 |
| 15177 | $\cdots$ | 1507 |


| 117\% |  |
| :---: | :---: |
| 1190: | - 1 |
| 110\% |  |
| 1r9\% |  |
| 41891 |  |
| H\% H | - $2 \times 4.4$ |
| 1118 |  |
| $1 \mathrm{Fr}^{-}$ |  |
| 1rase. |  |
| 1 man |  |
| 105\% $11+2167$ |  |
| 1n:\% |  |
| 150\% |  |
| 1 $\Gamma \cdot \mathrm{l} \cdot 1$ |  |
| [1-\% |  |


|  |  |
| :---: | :---: |
|  |  |


; * GIINFIGHT CONSTANTS \#

üfici (\$+1). AND. OFFFEH
INTTEL:
I.FFVES: DEFW GFLFR

WFTVEC: LEFW GFWRIT
; WAGON LIMITE TABLE
WAGLMT: LEFE TLINE
LIEFE: ELINE-24
GETRLIY: IEFM GET REALIY
: GUNFIGHTEF LIMITS
BINLMT: DEFE O
DEFE LCACX-17
DEFE TLINE
LIEFE ELINE-20
LFAN: LEFM DRAW

- EULLET LIMITS

EHLLMT DEFB 0
LEFE 159
LEFE ALINE
CIEFE ELINE-1
EN MACF \# IIX, \#ARMX, \#DY, \#AFIMY
CIEFW \#DX
DEFE \#AFIMX
DEFW \#DY
DEFE \#AFMY
ENLIM
ELILTAE EN 76S, 15, 768, 15
EN $1024,15,512,12$
EN $1024,15,256,11$
EN 1024,15,0.8
EN $1024,15,-256,6$
EN $1024,15,-512,4$
EN 76E, 15,-763, 3
LFTAE: UEFS $72,22,44,67,14$
FFTAE: LEFS $13,68,40,13,63$
GFETLS: LEFE 9[H
[IEFE 76H
LEFE OFCH
DEFE E7H
DEFE 9[IH
LIEFE 76 H
DEFE GCH
DEFT: 87
IWIT LIET: $\therefore 6,0,0,0,30 H, 3 O H, 0$
liff a O, $\mathrm{OOH}, \mathrm{OFH}, \mathrm{OFH}$
NIME: EQU OOOOO111E ; COLUFF MASK
ELILT EQU 00001011E
TINE EQU 00001011E
LATIEE: EQU 00001011E
LARGE EQU OOOOL100E

210
HL = O HEAD-TAIL
IX, DE = UEWECT, $A=$ L. D. EYTE OF GEJECT
NONZEFO ETATUS SET IF Q NOT EMPTY

NC HL
H. $H$ HL. $\mathrm{I}=\mathrm{H} . \mathrm{O}$ ADCR: EYTE

LIEC HL
LI A.E ; $E=H E A D$ UF $Q$
FUEH A
fush tie
FGF IX
FET
4,301,503



| Hir： | ， | 1713 |  | ［EFE OO110000E |
| :---: | :---: | :---: | :---: | :---: |
| 11.14 |  | 1／1\％ |  | ［JEFE OO110000B |
| 1rir． | $\cdots$ | 1720 |  | LEFE OO110000E |
| 150． | $1 \cdot 140$ | $1 \therefore 1$ | GOTME | DEFM＇GOT ME＇ |
| 150 | 1．．． | 17\％ | NLIL＿F＇AT | CIEFE 0 |
| 15 | 1，1 | 17.3 |  | LIEFE 0 |
| 1rar | $\therefore 1$ | 171 |  | HIFFE 1 |
| 114 | 1.1 | $11 \%$ |  | 11fre： 1 |
| 1110 |  | $1 \%$ | U1may | 111640，0．8．f |
| 1F14 |  | $17 . \%$ |  | netu：Do，44，00， |
| IF17 |  | 178 9 |  | ［EFG\％11，55， 10. |
| IFIA |  | 1729 |  | ［1EF OS 15，55，50， |
| $1 \mathrm{~F} 1 \mathrm{II}^{\prime}$ |  | 1790 |  | ［IEFDS OZ，AA，00， |
| 1F\％O |  | 1751 |  | ［IEFGO $02, A 2,00$ ， |
| 1F2\％ |  | 1792 |  | ［LFO日 O2，AA，EO， |
| 1F：\％ |  | 178 |  | ［IEFO3 00，AA，00． |
| 1F2\％ |  | 1721 |  | LIEFQS OO，AS，00， |
| 1 FST |  | 1785 |  | ［EFOS 15，55，00， |
| 1F2F |  | 1786 |  | LEFOS SE，55，50， |
| 1F？ |  | 1737 |  | ［JEF0，51，55，50， |
| 1FS |  | 178 |  | LEFOS 41，55，00， |
| 1FSE |  | 1737 |  | ［IEFO3 41，55，00． |
| 1F3E |  | 1740 |  | LEEFOS 45，55，00． |
| 1F9F | $\therefore 1$ | 17.11 |  | IEFE O1H |
| 1F－F | r $\therefore$ | 1\％13 |  | TEFE SEH |
| 1F15 |  | 1）1： | Watrat | DEFO4 O，0，4，16 |
| 1571 |  | 1744 |  | ［IEF 04 00，05，50，00， |
| IF 1： |  | 104\％ |  | ［EFW4 00，55，55，00， |
| 11.1 |  | 1746 |  | ［EFO4 01，55，55，40， |
| $1+\cdots$ |  | 17.17 |  | ［UFO4 05，55，55，50， |
| 15「n |  | ．74\％ |  | DEFO4 15，54，15，54， |
| 115 |  | $174 \%$ |  | ［IEFO4 $15,50,05,54$ ， |
| $11^{\circ} \mathrm{F}$ |  | 1＇\％． |  | DEF04 15，40，01，54， |
| 15\％ |  | 1． 11 |  | LEFO4 15，40，01，54， |
| 16\％4 |  | 1\％2 |  | JEFO4 15，50，05，54， |
| 11\％くら |  | 176\％ |  | LIEFG4 05，54，15，50， |
| 15 A |  | 174 |  | HEFO4 01，55，55，40， |
| 157\％ |  | 17 F |  | LEFO4 00，E5，55，00． |
| 15：7 |  | 176\％ |  | LEFO4 00，15，54，00， |
| Irse |  | 19 |  | LEFO4 O2，AA，AA，SO， |
| 15： |  | 126\％ |  | LEFO4 OO，AA，AA，OO， |
| 15 co |  | 17\％\％ |  | LEFO4 $12, A A, A A, 94$, |
| 1rad |  | $17 \%$ |  | ［EFO4 10，AE，ZA，04， |
| 1F：\％ |  | 1761 |  | ［IEFO4 10，20，08，04， |
| 1 FSO |  | 176\％ |  | ［EFO4 52，AA，AA，85， |
| iroo |  | 176： |  | ［EFO4 10，20，08，04， |
| $1 F 0.4$ |  | 17\％．6 |  | DEF04 10，00，00，04， |
| 1 100： |  | 1765 |  | ［1EFO4 10，00，00，04， |
|  |  | 174\％ | ； |  |
| 110 | ，${ }^{\text {．}}$ | $176 \%$ | FWITG4 | CIEFE 0 |
|  |  | 1／4．4 |  |  |
| $1 r^{-r}$ |  | 17 rar | MEET | MASTEF DA4 |
| $15 \%$ |  | 170 |  | VÖllime $\mathrm{OFH}, \mathrm{OH}$ |
| H0： |  | 1771 |  | FET |
|  |  | $177 \%$ | ；HOM | IN LIA FIANGE |
| 1rn： | －11．19 | $17 \%$ | HOME | Call Meet |
| 1F9， |  | $1 \% 74$ |  | NOIES 36，Gi |
| lir |  | 17\％ |  | MGTE 12 F, |
| 1 frin |  | $1.1 \%$ |  | Nitrel le，E1 |
| IFAT |  | 1777 |  | NGITE 6 ，Di |
| IFAl |  | 177\％ |  | NGTE 1 ES，E1 |
| $1 \mathrm{FT}: \mathrm{r}$ |  | 1770 |  | QIIET |
|  |  | 1750 | ； 1 AF |  |
| IFI： |  | 11：1 | TAI\％， |  |
| 111：1 | 111111 | 17： 17 |  | LAIL MET |
| $111: 1$ |  | 1\％： |  | Nutei latel |
| 1 Fria． |  | 11：4 |  | －NOTE 1 6，¢1 |
| 1－5\％ |  | 1765 |  | NOTE 1 S6，F1 |
| 1FPA |  | 17E力 |  | NOTE 1 L，E1 |
| 1FFA |  | 1787 |  | NOTE 1 \＆，F1 |
| 1FPF |  | 1789 |  | NOTE1 3E，A1 |
| 1 FrO |  | 179 |  | DSET |
|  |  | 1790 | ；FIINEFAL |  |
| 15：1 |  | 1791 | FIINERL |  |
| 1FC： | r．r．jit | 1792 |  | CALL MEET |
| IFCA |  | 1793 |  | NOTE1 24，AO |




## \$WFRF 3

4FEW?
4 MMI Vin
\$ $\$$
\$MOSTEK, HVGSYS, AEL, HVGL IE, UGG, , MTI
\$AES SI A\%
TNHF:
trxए erti. Mriag
Fñ HViv:Y:
EXIT
\$MOUE SI, 5
\$NOP
SEXE SERI, NDLO
AES SI IISTi
Fris HVOt IT:

EXI
\＄MMVE SI． 7
＊AVF E：I， 4
\＄ASS 2 MT1 3 ECA 4 ECEE 6 LO RAD NO
\＄EXE MOETEK，LMG



|  |  | F．FUns | EDU | 0 OH | ； | PGT FULDE | FACTOR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Onos | 649 680 | GFETFT | EQU | 17 DEH | ； | GUN FIGHT | ETART | ALIFEESS |
| $\because 17118$ | 6 E 1 | CMETFT | ESU | 132 EH | ； | CHECKMATE | STAFT | ALIGEES |
| 3076 | 66 | CALEST | EQU | 1020 H | ， | CALCILLATOF | START START | ALDLEESS ALDRESS |
| SOE 19 | 659 | ELEST： | ESU | OE19H |  | SLRIEELINO | stan | ADDKES |



|  | $\therefore$ 㫛 | Naidie | SET | WOREI |
| :---: | :---: | :---: | :---: | :---: |
|  | $6 \%$ | ，${ }^{\text {HL }}$ | $=[1 E$ |  |
| nose $7 \%$ | 8\％ | 1616 | LI | （HL），E |
| 00：4 $=$ | た日 |  | ．INO | HL |
| （orra | 69 |  | 1． 1 | （HL）．${ }^{\text {I }}$ |
| のッジ，$\because$ | 700 |  | FEET |  |



| OOMF rar | $7 \%$ |
| :---: | :---: |
| Gitef rime | 778 |
| F071 16\%\% | 714 |
|  | 17\% |
| 0077 1110i4 | 776 |
| no7n | 177 |
|  | 19 |
|  | $\cdots$ |
|  | $\therefore \mathrm{al}$ |
|  | 7.2 |
|  | 15\% |
|  | 754 |
|  | 75 |
|  | $7: 6$ |
|  | $7 \% 7$ |
|  | 758 |
|  | 769 |
|  | $7 \%$ |
|  | 791 |
|  | 76 |
|  | 793 |
|  | 794 |
|  | 755 |
|  | $\cdots$ \% |
|  | 757 |
|  | $\cdots$ |
|  | 9 |
|  | :30, |
|  | 01 |
|  | 68 |
|  | $\cdots$ |
|  |  |
|  | (0) |
|  | 0 \% |
|  | (\%) |
|  | ¢0, |
|  | 30 |
|  | 910 |
|  | al |
|  | $\square 18$ |
|  | 15 |
| i... r : 1. | -1. |
| aic | 1\% |
| arir r | 816 |

minn

|  | $\because$ |
| :---: | :---: |
| in. ${ }^{\text {a }}$ |  |
| 回: 1 |  |
| cal $110 \times 0$ |  |
| -1, 1 | $\cdots \quad$ |
| furat - 4 |  |
| insa : |  |
| (in) : : 1 1 |  |
|  |  |
| (16): 1 1101 |  |
| (n)1 11:\% |  |
| (incor : 1 : |  |
| कo\% , ill $1: 45$ |  |
|  |  |
| 000648 |  |
| 00\% 5 -1men |  |
| oun 51 |  |
| orr: | $7 \%$ |
| 009 | F-ntor |
| 009 | rameot |
| (0) ${ }^{\text {\% }}$ | linin |


|  | 310 |
| :---: | :---: |
|  | 919 |
|  | a-0 |
|  | $\because 1$ |
|  | $\therefore 2$ |
|  |  |
|  | \% |
|  | S5 |
|  | - |
|  | : $: 7$ |
|  | $\therefore 9$ |
|  | :20 |
|  | 80 |
|  | Al |
|  | $E \%$ |
|  | : : : : |
|  | : : : 1 |
|  | : : ${ }^{\text {c }}$ |
|  | $\therefore \%$ |
|  | 87 |
|  | 85 |
|  | 83 |
|  | E40 |
|  | :41 |
|  | $\therefore 4 \%$ |
|  | 20: |
|  | 844 |

NAME: MCALL
FUFFIGEE:
INFIIT:
NOTES:
;
MMICALL:

- Intar

MINTO:

MINTO FIISH LIE
LD C,A $\quad$; INDEX TO C
EX DE,HL

Gil $6, A$, UGE UGFR TAL:LE?

ILI HL, (UMARGT) , INDEX TAELE
MINT: ADL HL, EG:

MINTZ:
GIIMMY FETLIRN TO LIE, HL = FC
LL A,
LLI A, L (IY+GEE) ; FEETORE LLGEEEFED FEGISTERS
LI C, (IY+CBC) C. (IY $+C B C$ ) ; JCIN NOFMAL UFI IISPATCH SEQU
INTFE-

[^0]CALL INTEFFFRETER SUEROUTTINE
HL $=$ FIOUTINE ADDRESS
FIDUITINE MAY EE CALLED FRCIM MAICHINE LANGUA
ANOTHEF INTERFFETEU EEQUENCE
STACK HEFTH INCREASEG EY 4 EY CALL
A, (HL) ; GET OPCOIDE
NC. ${ }^{\text {HL }}$
.IF - INTFE-\$
GUEK INLINE ARGUMENTS

FUGH LIE
FOF IX
LEL A. (IY+C:BA)
LII $E,(I Y+C E E)$; CALL VIA RETURN
FEET
MA Fin INTEFFFFFTEF
INTLFFFIT TNG EEOISNES OF GYETEN CALS
HH\|HE: INTLFFFETINGEGOISEES OF SYETEN CALS
INFII ALHFESG GF STFING TO
EXFLAINATION: IF GFTIONEI (EIT O OF GALL INLEX SET) TH
AFGIMENT TAELE (MFAFIT) IS INDEXEL GIVING A MASF WHICH
GFIIFIE HIOW TO TFANEFER INLINE AFGIIMENTS INTO THE CO
ELGGK THIS MABK IS FGRMATELI AS FGLLDWS:


* 7 * $6 * 5 * 4 * 3 * 2 * 1 * 0$ *

* H*L

(DMITING UNDEEG AFOUMENTS, OF COURSE)
(INTEX), IXL, IXH, E, D, C, E, A, L, H
THE EIMULATEI FU IE SAVED ANI A LIMMMY RETURN IS INEEFTEG UN THE ETACK. THE UFI DISFATCHING FOUTINE IS THEN ENTEFED AT "INTFE", WHICH EFFECTE A CONTRIGL TRANS TII THE GALLEI FOITINE. WHEN THE CALLED FIUITINE RETURN NGTE THAT THIE RGUITINE IE FEENTFANT, THEFEFGRE THE CAL FIUITINE MAY FECLIF EAGE THFU HEFE, IF IT FEELS LIKE IT. * THE UFI HAE EEEN EXTENEIED TO SUFFGRT LLEER FRIOVIDED EYETEM FOUITINES IF A NEGATIVE CALL INLIEX IS ENCOUNTER H. THE INTEFFRETER, AND EULK INLINE IS OFTIONED, THE IEEF MALFÜ FOUTTINE AFTGUMENT TAELE IS INDEXED FOR A
FAFAMETEF MASK THE ADNFESS UF THIS TAELE IS ASSUMED
TIE IN (IMAFIGT), (IMARGT+1) THIS FGINTER SHOLLD
FIIINT G 4 EYTEE EEEFGRE THE FIRST FEAL ENTRY,
$\begin{array}{ccc}\text { I. E. LO } & \text { HL, USERMT-64 } \\ & \text { LI } & \text { (LIMARGT), HL }\end{array}$
LISCAFD DIIMMY RETUFN FFOM UPI
MINTFL: FOF DE
FENTEF:
FOF HL
; POF OFF PC


| O1．${ }^{\text {a }}$ ． | $\because$ \％ |
| :---: | :---: |
| O1ra | $\square 8$ |
| G1，r：$\quad \therefore$ | \％as |
| Olimi $\therefore$－ | $\because$ |
| atir i．n．．． | 9.9 |
| al：1 $\because \therefore$ | a |
| （1） $1: 1: 1.1$ | 9 |
| allr．．．il | 930 |
| al1： 11 | －71 |
| ज1\％\＆ | $\%$ |
| ज1tt $11 \cdots$ | 88 |
| Cllti | $\bigcirc-1$ |
| Blif ： | － |
| il 1 ： | 96 |
| B1．$\quad 1$. | \％ |
|  | 9 |
| 乐i．$\quad 1.1$ | $7 \%$ |
| Ci，\％ 1. | 970 |
| in re．．．ir | 441 |
| al $1.1 . .$. | 6.42 |
| 61．1 1\％ |  |
| 61 ： 1 rir．．． | 744 |
| 61：$: \therefore 1 \ldots$ | 845 |
| $01 \%$ A AO： | $\cdots 7 \%$ |
| alt 小析 | $\cdots 1$ |
| O1\％1610： | $\cdots 1:$ |
| 61\％ 0 | al9 |
| 013 T | 950 |
| 019F 4EOS | 951 |
| 0141 7FOS | 95\％ |
| 0143 410\％ | 95 |
| 01457.15 | 94 |
| 01477500 | 755 |
| 0149 A002 | 956 |

LEFW RUECTC
LEFW MVECT
LEFW MECTAS
LEFW MENTFY ；EENTRY

LIEFW PIMIT ；GOIT
LIEFW MLMITB
LIEFW MFIZEK ：FIZERK
LIEFW MMENU
LIEFW MGETF
IIEFW MGETN
LIEFW MFAUSE ；FAUSE
HEFW HOIETI ，IIEFLAY TIME
LEFW MINCEC ；INC SCORE
LEFW INXNIE ；INLIEXN
DEFW FUTNIE ；GTGREN
LEFW MINLIW ；INDEXW
DEFW MINDE ；INDEXB
LIEFW MMOVE ；MOVE
IEFW MEHFTU
DEFW ECDAD
DEFW ELCIEE
DEFW ECLML
DEFW EODLD
DIEFW EOLICS
LIEF W FGMNE
［1EFW ©LAMD LEFW EWSME DEFW ERAES DEFW ENEGT LEFW MFIANGE GEFW MQUIT LIEFW MEETE DEFW N：EETW DEFW MMTD


| O1A．A． 11 | \％ |
| :---: | :---: |
| O14．7 7 － | 296 |
| OAR：$\because$ | $9 \% 7$ |
| O1\％$\because 1$. | 598 |
| 成1．alm | $\because$ |
| い1： 1 ＂， | 16．101 |
| －1： $1 \cdot$ | 10111 |
| B14．1． 0 | 160 |
| OSE O | 1003 |
| D！ 6 ¢ | 1004 |
| O170 1 ： | 1005 |
| 0171 Fr | 1 Onc． |
| ロリブ | 1007 |
| （17\％،： | 1006 |
| （17 | 1008 |
| 917\％Fo | 1010 |
| 0176． 10 | 1011 |
| 0177 「に | 1012 |
| O17e ro | 1013 |
| 0179 i． | 1014 |
| O17n ： | 1015 |
| に䂙． | 1016 |
|  | 1017 |
| $\cdots 17 \mathrm{~T}$ ， | ale |
| に叮， | 1010 |
| al？ | 1020 |
| 610t | $1 囚 1$ |
| a1： 1 ， 1 | 102 |
| C1：\％， | 162 c |
| い1E：． | $10 \% 1$ |
| $01=1.1$ | 168 |
| G1： $\mathrm{F}_{\text {－}}$ | 1086 |
| い1：\％ | 1027 |
| als 0 |  |
| Otse i | 1020 |
| 0.1091 | $10 \%$ |
| O10， | $10 \% 1$ |


| LIEFE： | 11001111 B | ； | CISNUM |
| :---: | :---: | :---: | :---: |
| ［IEFE | 00100000E | ； | FELABS |
| LEFE： | 00100000 E | ； | FELAB1 |
| LEFE | 11010100 B | ； | VECTC |
| DEFE | 110100008 | ； | VECT |
| 「サ＋ | 0 | ； | KCTASC |
| LLEF2： | 000000115 | ， | EENTFY |
| LLFE | 110000005 | ， | COIT |
| DEFE | 110000008 | ； | DOITB |
| ［EFE | O | ； | FIZERK |
| LEFE | 11000011E | ； | NENU |
| LEFE | 11101100 E | ； | GET FAFAMETER |
| DEFE | 110011118 | 1 | GET NUMEER |
| DEFE | 00001000E | ； | FAUSE |
| DEFE： | 00000111 B | ； | DISTIM |
| LEFE： | 110000008 | ； | INCSCR |
| DEFE | 11000000 E | ； | INDEXN |
| DEFE： | 11000000 B | ； | STOREN |
| DEFE | 110000008 | ； | INDEXW |
| DEFE： | 110000008 | ； | INDEXB |
| DEFE | 11001111 B | ； | MOVE |
| LEFE： | 110010008 | ； | SHIFTU |
| DEFE | 11001011 B | ； | ECLIADD |
| LEFE | 11001011 E | ； | ECDSLB |
| LIEFE： | 11001011 B | － | BCDMUL |
| LEFE | 11001011 B | ； | ECODIV |
| CEFE | 11001000 B | ； | BCLICHS |
| LEFE | 00001011 B | ； | ECDNEG |
| DEFE | 11001011 B | ； | DADD |
| LEFE | 00001011 B | ； | DSMG |
| LEFE | $00001011 E$ | ； | DABS |
| CIEFE | 11001000B | ； | NEGT |
| DEFE | 00100000E | ； | FANGED |
| DEFE | O0000000E | ； | QUIT |
| LEFFE | 11100000 B | ； | SET EYTE |
| DEFE： | 11000011 E | d | SET WORD |
| DEFE | 11000111 B | ； | MASK TO DELTAS |













| 0908 | Pe\% | 1508 |
| :---: | :---: | :---: |
| OScA | i" | 1609 |
| 9ace | 1.1 | 1510 |
| nse | 141 | 1511 |
| aste | -- | 1512 |


| La | C. EYTEFL |
| :---: | :---: |
| ALC, | HL, Eic |
| FUF' | EC |
| [1.INZ | MEAVE1-\$ |
| fiet |  |




INFUTE: $\mathrm{C}=\mathrm{MAEK}$















|  | 4，301，503 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ．ai | LEFE \＃E |  |  |
|  | ．． | CEFE \＃F |  |  |
|  | $\cdots \%$ | DEFE \＃G |  |  |
|  | $\ldots$ | ENLM |  |  |
|  |  |  |  |  |
| $\cdots$ | $6 \%$ | lafige chafacter set（8 x 8 ） I FIGCHF |  |  |
| 19：9 | ． 8 | DEFCHF | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | SPACE |
| and | $\cdots$ | DEFCHF | O2OH， $020 \mathrm{OH}, 020 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{H}, 000 \mathrm{H}, 020 \mathrm{H}$ | ；！ |
| as | 2．46 | LEFEHF | $550 \mathrm{H}, 050 \mathrm{H}, 050 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}$ | ；＂ |
| Col | ． $\mathrm{F}+1$ | LEFCHF | $04 \mathrm{EH}, 048 \mathrm{H}, 0 \mathrm{FCH}, 048 \mathrm{H}, 0 \mathrm{OCH}, 048 \mathrm{H}, 048 \mathrm{H}$ | ；\＃ |
| 10． | 34 | DEFCHR | $02 \mathrm{OH}, 07 \mathrm{EH}, 060 \mathrm{H}, 070 \mathrm{H}, 00 \mathrm{EH}, \mathrm{OFOH}, 020 \mathrm{OH}$ | ＊ |
| の－ | $\ldots 9$ | LEFCHF | $5 \mathrm{OOH}, 0 \mathrm{OEH}, 010 \mathrm{H}, 020 \mathrm{H}, 040 \mathrm{H}, 098 \mathrm{H}, 018 \mathrm{H}$ | $\%$ |
| F－．． | ．644 | LIEFCHE | O6OH， $090 \mathrm{H}, 0 \mathrm{AOH}, 040 \mathrm{H}, 0 \mathrm{AGH}, 09 \mathrm{OH}, \mathrm{OGSH}$ | \＆ |
| an | ． 176 | DEFCHF | $060 \mathrm{H}, 060 \mathrm{H}, 060 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | ；＇ |
| $\cdots$ | 1440 | IEFCHF | O10H， $020 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 010 \mathrm{OH}$ | ； |
| $\cdots$ | －1．4： | DEFCHR | $040 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{H}, 020 \mathrm{H}, 02 \mathrm{OH}, \mathrm{O2OH}, 040 \mathrm{O}$ | ；） |
| $\cdots$ | $\cdots$ as | IEFECHR | $000 \mathrm{H}, 0 \mathrm{AEH}, 070 \mathrm{H}, 0 \mathrm{OEH}, 070 \mathrm{H}, 0 \mathrm{AEH}, 000 \mathrm{H}$ | ；＊ |
| －0： | 8．4． | LEFCHF | $0004,020 \mathrm{H}, 02 \mathrm{OH}, 058 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{OH}, 000 \mathrm{H}$ | ＋ |
| 0 | ．\％o | IEFCHR | $0 \mathrm{O}, \mathrm{HH}, 000 \mathrm{H}, 000 \mathrm{H}, 060 \mathrm{H}, \mathrm{O} 0 \mathrm{OH}, 020 \mathrm{H}, 040 \mathrm{H}$ |  |
| ar． | $\therefore 51$ | ［EFFCHF | $060 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, \mathrm{OFEH}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | ；－ |
| ori | Wes | IEFCHR | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 060 \mathrm{H}, 060 \mathrm{H}$ |  |
| i－1． | －\％ | LEFCHF | $000 \mathrm{H}, 00 \mathrm{HH}, 010 \mathrm{H}, 020 \mathrm{H}, 040 \mathrm{H}, 08 \mathrm{OH}, 000 \mathrm{H}$ |  |
| $\cdots$ | $\therefore$＇14 | LEFLHF | 070H，08EH，088H，06EH，06EH，088 ，070H | 0 |
| が， | ¢6s | LEEFCHF | $020 \mathrm{H}, 060 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{H}, 070 \mathrm{OH}$ | ； 1 |
| $\ldots$ | $\ldots \%$ | ［EFCHF | $070 \mathrm{H}, 08 \mathrm{EH}, 008 \mathrm{H}, 07 \mathrm{OH}, 080 \mathrm{H}, 080 \mathrm{H}, \mathrm{OFPH}$ |  |
| $\cdots$ | ．$\because \%$ | DEFCHR | 070H，O8EH，OOEH，OSOH，008H，O88H，070H | 3 |
| $\therefore$ | $\therefore \mathrm{Sa}$ | LIEFCHF | $010 \mathrm{H}, 0 \mathrm{OOH}, 050 \mathrm{H}, 090 \mathrm{H}, \mathrm{OFEH}, 010 \mathrm{H}, 010 \mathrm{OH}$ | ； 4 |
| $\cdots$ | $\cdots$ | DEFCHF | OFEH，OEOH，OFOH，OQSH，OOSH，OESH，O7OH | ； 5 |
| $\cdots$ | $\therefore$ | DEFEHR | $09 \mathrm{OH}, 040 \mathrm{H}, 080 \mathrm{H}, 0 \mathrm{OOH}, 0 \mathrm{EEH}, 085 \mathrm{H}, 070 \mathrm{H}$ | ； 6 |
| $\cdots$ | $\cdots 1$ | DEFCHF | $0 \mathrm{OFSH}, \mathrm{COEH}, 010 \mathrm{H}, 020 \mathrm{H}, 040 \mathrm{H}, 04 \mathrm{OH}, 040 \mathrm{OH}$ | 7 |
| $\cdots$ | $\therefore$ Act | LEFCHF | $070 \mathrm{H}, 08 \mathrm{EH}, 088 \mathrm{H}, 070 \mathrm{H}, 088 \mathrm{H}, 088 \mathrm{H}, 070 \mathrm{H}$ | ； 8 |
| $\cdots$ | $\therefore 6$. | DEFCHF | $070 \mathrm{H}, 08 \mathrm{EH}, 088 \mathrm{H}, 07 \mathrm{EH}, 008 \mathrm{H}, 010 \mathrm{H}, 060 \mathrm{H}$ | 19 |
| $\cdots$ | ．64 | DEFECHE | 000H， $06.0 \mathrm{H}, 080 \mathrm{OH}, 000 \mathrm{H}, 06 \mathrm{OH}, 060 \mathrm{H}, 000 \mathrm{H}$ |  |
| 事， | $\because 4$ | LEFEHF | $060 \mathrm{H}, \mathrm{O} 6 \mathrm{OH}, 000 \mathrm{H}, \mathrm{O} 6 \mathrm{OH}, 06 \mathrm{OH}, 02 \mathrm{OH}, \mathrm{O4OH}$ |  |
|  | $\cdots 4$ | DEFCHIR | $010 \mathrm{H}, \mathrm{OZOH}, 040 \mathrm{H}, 06 \mathrm{OH}, 040 \mathrm{H}, 020 \mathrm{H}, 010 \mathrm{H}$ | ＜ |
| $0 \%$ | ：A．${ }^{\text {a }}$ | DEFCHF | $000 \mathrm{H}, 00 \mathrm{OH}, \mathrm{OFEH}, 000 \mathrm{H}, \mathrm{OFEH}, 00 \mathrm{OH}, 000 \mathrm{H}$ | $=$ |
| $\cdots$. | ： | LIEFPHE | $040 \mathrm{H}, 0 \mathrm{OH}, 01 \mathrm{OH}, 00 \mathrm{eH}, 01 \mathrm{OH}, 02 \mathrm{OH}, \mathrm{OAOH}$ | 2 |
| 1.111 | $\therefore \cdots$ | Derethi | $070 \mathrm{H}, \mathrm{OLCH}, 008 \mathrm{H}, \mathrm{OLOH}, 02 \mathrm{OH}, \mathrm{OOOH}, 020 \mathrm{O}$ | ？ |
| D：${ }^{\text {a }}$ | Sov | LLEFCHF | O7OH，OESH，OESH，OASH，OEEH，OSOH，O7SH | e |
| Ont | 2671 | DEFCHF | O70H，088H，O88H，OFSH，OS8H，088H，OSSH | A |
| O9， | 2672 | DEFCHR | $\mathrm{OFOH}, \mathrm{OESH}, \mathrm{OESH}, \mathrm{OFOH}, \mathrm{OESH}, \mathrm{OSSH}, \mathrm{OFOH}$ |  |
| 人\％\％ | ． 267.3 | LeFChfi | $070 \mathrm{H}, 068 \mathrm{H}, 08 \mathrm{OH}, \mathrm{OEOH}, 080 \mathrm{H}, 08 \mathrm{EH}, \mathrm{O} 7 \mathrm{OH}$ | C |
| nome | 2074 | LEFECHR | OFOH，OESH，OSEH，OSSH，OSEH，OSSH，OFOH | D |
| ary | 26.75 | LEFCHR | $\bigcirc \mathrm{OFSH}, \mathrm{OEOH}, \mathrm{OEOH}, \mathrm{OEOH}, 0 \mathrm{OOH}, \mathrm{OEOH}, \mathrm{OFEH}$ | E |
| Ore | 2676 | DEFCHR |  | F |
| 6\％ | 2.77 | DEFCHR | 070H， $088 \mathrm{H}, 080 \mathrm{H}, 080 \mathrm{H}, 098 \mathrm{H}, 088 \mathrm{H}, 078 \mathrm{H}$ | G |
| norr | 2678 | DEFEHFi | OESH，OESH，O83H，OFSH，088\％，O8SH，O88H | H |
| CaOS | $26 \%$ | DEFCHR 0 | $070 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 02 \mathrm{OH}, 02 \mathrm{OH}, 070 \mathrm{H}$ |  |
| anon | 2680 | DEFCHF | $008 \mathrm{H}, 00 \mathrm{SH}, 008 \mathrm{H}, 008 \mathrm{H}, 008 \mathrm{H}, 088 \mathrm{H}, 070 \mathrm{H}$ | J |
| Onl 1 | 2631 | LIEFCHR O | OESH， $09 \mathrm{OH}, \mathrm{OAOH}, \mathrm{OCOH}, \mathrm{OAOH}, 09 \mathrm{OH}, \mathrm{O88H}$ |  |
| 0 O 19 | 263 | DEFCHR O | $\mathrm{OBOH}, \mathrm{OBOH}, \mathrm{OBOH}, \mathrm{OBOH}, 080 \mathrm{H}, \mathrm{OgOH}, \mathrm{OFSH}$ | L |
| $0 \cdot 15$ | 2685 | DEFCHR | OESH，ODEH，OAEH，OABH，O8SH，O8SH，O88H | M |
| an： | $\because 1$ | DEFCHR O | O88H，OCEH，OASH，O9EH，＠®SH，088H，038H | N |
| $\cdots$ | $\therefore 6$. | LIEFEHF O | OFEH，OGGH，OSEH，OESH，OSSH，OSEH，OF8H | 0 |
| $\therefore$ ？ | 3 Cl | DEFCHF Of | $\bigcirc \mathrm{OFOH}, \mathrm{OSSH}, 088 \mathrm{H}, \mathrm{OFOH}, \mathrm{OBOH}, \mathrm{OEOH}, \mathrm{O8OH}$ | P |
| $\therefore 1$ | 2087 | DEFCHF | O7OH，OSEH，O88H，O8EH，OAEH，O9OH，O68H | Q |
| $\cdots 1$ | \％6 | DEFFCHR O | OFOH， $06 \mathrm{EH}, \mathrm{OSEH}, \mathrm{OFOH}, \mathrm{OAOH}, 09 \mathrm{OH}, 088 \mathrm{H}$ | R |
| 日，\％ | स\％ | ［IEFCHF | 070H，O88H，080H，070H，008H，088H，070H | S |
| ロッ | \％90 | OEFCHR O | $\bigcirc \mathrm{OFBH}, \mathrm{OZOH}, 020 \mathrm{O}, \mathrm{O} 20 \mathrm{H}, 020 \mathrm{H}, \mathrm{O} 2 \mathrm{OH}, 020 \mathrm{H}$ | T |
| Ci， | $\because 61$ | DEEFCHF | 088H，083H，083H，O88H，088H，O88H，070H | U |
|  | Se\％ | DEFC．HF 0 | O8EH，OESH， $085 \mathrm{H}, 050 \mathrm{H}, 050 \mathrm{H}, \mathrm{O2OH}, 020 \mathrm{H}$ | ；V |
| $\therefore \quad \therefore$ | ¢6： | DEFCHF 0 | O8SH，OBSH，O88H，OAEH，OAEH，ODSH，O88H | W |
| $\cdots$ | 104 | IIEFCHR O | OE8H，088H， $050 \mathrm{H}, 020 \mathrm{H}, 05 \mathrm{CH}, 088 \mathrm{H}, 088 \mathrm{H}$ | X |
|  | 2 Cos | DEFCHF O | OEEH，OESH， $050 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}, 020 \mathrm{H}$ | Y |
| Coic | \％\％ | DEFCHR O | OFEH，OOEH， $010 \mathrm{OH}, 020 \mathrm{H}, 040 \mathrm{H}, 080 \mathrm{H}, \mathrm{OFSH}$ | Z |
| 0，\％ | 26 | LIEFCHR O | $07 \mathrm{OH}, 040 \mathrm{H}, 040 \mathrm{H}, 040 \mathrm{O}, 040 \mathrm{H}, 04 \mathrm{OH}, 070 \mathrm{H}$ $000 \mathrm{H}, 08 \mathrm{H}, 04 \mathrm{OH}, 020 \mathrm{H}, 010 \mathrm{H}, 008 \mathrm{H}, 000 \mathrm{H}$ | ；［ |
| $c_{1}: 1$ | 200 | DEFCHR O | $07 \mathrm{OH}, 010 \mathrm{H}, 010 \mathrm{H}, 010 \mathrm{H}, 010 \mathrm{H}, 010 \mathrm{H}, 070 \mathrm{H}$ | ；$]$ |
|  | 2700 | DEFFCHR O | $02 \mathrm{OH}, 07 \mathrm{OH}, 0 \mathrm{OABH}, \mathrm{O} 20 \mathrm{H}, 020 \mathrm{OH}, 02 \mathrm{OH}, 02 \mathrm{OH}$ | ； |
| ¢， | 2701 | CIEFCHR O | $000 \mathrm{H}, 02 \mathrm{OH}, 04 \mathrm{OH}, \mathrm{OFSH}, 040 \mathrm{H}, 02 \mathrm{OH}, 00 \mathrm{OH}$ |  |
| min． | 270 | CIEFCHR 0 | O2OH，O2OH，O2OH，O2OH，OASH，O7OH， 020 OH |  |
| のип： | \％a， | DEEFUR OO | $000 \mathrm{H}, 020 \mathrm{H}, 010 \mathrm{H}, 0 \mathrm{FEH}, 010 \mathrm{H}, 020 \mathrm{H}, 000 \mathrm{H}$ | RIGHT |
| One： | 21.4 | CIEFCHE O | $000 \mathrm{H}, 0 \mathrm{ESH}, 050 \mathrm{H}, 020 \mathrm{H}, 050 \mathrm{H}, 08 \mathrm{eH}, 000 \mathrm{H}$ | ；MULTI |




- MOAIS ENTFY FGINT
MRELAE: CALL FELTA
JR MFELAZ-\$
- NONMAGIC ENTFYY FOINT

MFELA1: CALL FELTA1
SET 6.D ; NONMAGIC THE ADLRESS
MFELAZ: LD (IY+CBE).E
UFDATE CB DE
MFROG: .HR QFFOG-\$
; madile entrir point
FELTA: EALL RELTAI GLIT (MAGIC), A RET
ASUMR: LEFB 0
; ** CHECKSUM ***
LEFS OEOH, OAOH, OAOH, OAOH, OEOH; $O$
DEFS $040 \mathrm{H}, 040 \mathrm{H}, 040 \mathrm{H}, 040 \mathrm{H}, 040 \mathrm{H}$; 1
LEFS OEOH, OZOH, OEOH, OSOH, OEOH ; 2
LEFS OEOH, OZOH, OGOH, OZOH, OEOH: 3
[DEFS OAOH, OAOH, OEOH, O2OH, O2OH: 4
LEFS OEOH, OEOH, OEOH, OZOH, OEOH ; 5 LEFS OEOH, OEOH, OEOH, OAOH, OEOH ; 6 [IEFE OEOH, $020 \mathrm{H}, 02 \mathrm{OH}, 020 \mathrm{H}, 020 \mathrm{H} ; 7$ DEFS OEOH, OAOH, OEOH, OAOH, OEOH; 8 [IEFE OEOH, OAOH, OEOH, O2OH, OEOH ; 9 [DEF $5 \mathrm{gOOH}, 04 \mathrm{OH}, 00 \mathrm{OH}, 040 \mathrm{H}, 000 \mathrm{H}$; LIEFS O4OH, OEOH, OEOH, OEOH, OEOH ; BULLET
at:12 $1 \cdot \ldots$
$66 \%$
$66 \%$
MOVE FCIITINE
MMOVE: LDIR
RET
; SYETEM ENTFY FOINT FGF NONMAGIC ADDRESSES
FELTAI: FUSH HL


[^1]

GHFIT：FOF HL
INE：HL

$\begin{array}{ll}\text { INC } & H L \\ \text { LI } & \text { A（GAMETB })\end{array}$
EIT GEEGCRA A
FET 2
LI LIE，ENLECR +2
LD E． 3
MMELO：LI A，（DE）
EF（HL）
（HL）$\quad$ ，FEFEAT－ －ENLECR＝SCARE
FIET NE ：ENDSCF 3 GCORE
LD HL，GAMETE ；ENLISCR $<$ SCORE
SET GEEENLI，（HL）
FET
REFEAT LEC LIE
LIEC：HL
［いN7．ENTいFーす

```


OHI ；WAMF：HUIT FGESENT GAME ECOFE UNTIL REY HIT GF
OH：\(H\) UFFOEE．
－Gar bunie guefs
MOIT：EVEGIE STKIIS
［IEFL \(1:\)
LEFE Z 24
LEEFE：O1001100E
LEEW GNIVN
EYETEM ACTINT ；AGTIVATE INTEFRIIFTS
MOUIT1：BYEEILE SENTRY ；WAIT FGR SOMETHING TO HAFFEN GEFW AEEYS
CF ETO
UR Z．NIUITZ－\＄；TFIGGER EHANDE？
CF GKVI ；KEY HIT？
JFi NZ，MDUITI－\＄；NO－KEEF GOING
HUNITZ．RET 0 ；YES－FEEET
HTHFF：［IEFM＂GAME＂
DEFE 6
LIEFM GVEF＇
LIEFE O




EYSEUK FILL
DEFW NORMEM
CUEFW 11*EYTEFL
DEFE O
SYEEUK FILL
DEFW NORMEM+(11*EYTEPL)
DEFW (NOLINE-11)*EYTEPL
DEFE: E5H
FOF HL
XYFELL DE, 24.0 ; TITLE
LEI C, OLOOB
SYSTEM STRDIS
RET ,



\begin{tabular}{|c|c|c|c|c|c|}
\hline Grat: & S. & 3-5\% & & DEFE & 0 \\
\hline 吅川1: & 1:1:474\% & O:80 & FNEM: & LEFM & 'CHECKMATE' \\
\hline Buta & A, & 9\%61 & & DEFE & 0 \\
\hline rolitior & \(1: 119143\) & 5062 & FNCALC: & [EFFM & 'CAlculator' \\
\hline OTH\% & (a) & 3563 & & LIEFB & 0 \\
\hline OTIFS: & -742e249 & 3564 & FNECE: & LEFM & 'SCFIBELING' \\
\hline OTf\% & (4) & 3365 & & DEFB & 0 \\
\hline OriF: & \(\because \cdots 184045\) & 9064 & GAMETR: & DEFM & 'SELECT GAME' \\
\hline ORIFP & \(\therefore\) • & ¢ 6 & & DEFB & 67H \\
\hline orirs & \(\cdots\) & \%6: & & LIEFE & 8 \\
\hline Of\% & - . &  & & LEFE & 88 \\
\hline ari.; & . 1 & व\% & & LIEFE & 11015 \\
\hline Mr: & -1-60 & \(\therefore 31\) & & LEEFM & (C) EALLY MFG \\
\hline Of: & \(\cdots\) & Bra & & CEFB & 0 \\
\hline OF1' & & 97 & & END & \\
\hline
\end{tabular}

ir.fll
- 111, l:1,

What is claimed is:
1. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, each picture element being defined as a line segment of a horizontal line on the display, the system comprising:
a rapdom access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display; a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
video processing means operatively coupled to the processor for receiving therefrom both said picture element signals and said control signals, said control signals activating the video processing means for transforming a group of picture element signals to produce a transformed group of picture element signals so that a symbol as displayed on the display corresponding to the transformed group of picture element signals is different than a symbol as displayed on the display corresponding to the original group of picture element signals; and
transfer means for transferring picture element signals from the video processing means to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals, said transfer means for transferring the transformed group of picture element signals from the video processing means to the display mem-
ory without processing the transformed group of picture element signals with the processor.
2. The system of claim 1 further comprising third addressing means for addressing the display memory under the direction of the processor reading memory data signals stored therein in selective storage locations and transferring said memory data signals to the video processing means.
3. The system of claim 2 wherein the video processing means includes means for performing a logical OR function with picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.
4. The system of claim 3 wherein the video processing means includes means for performing an exclusiveOR function with the picture element signals from the processor and the picture element signals corresponding to memory data signals stored in the display memory.
5. The system of claim 4 wherein the OR means and the exclusive-OR means comprise a programmed logic array having a plurality of input lines operatively connected to the processor for receiving control signals therefrom, a plurality of input lines operatively connected to the processor for receiving picture element signals therefrom, a plurality of input lines operatively connected to the display memory for receiving picture element signals therefrom and, a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, and a plurality of OR gates having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory so that picture element signals from the processor can be ORed or exclusive-ORed with picture element signals from the display memory in response to control signals from the processor.
6. The system of claim 5 wherein the video processing means further comprises a register for storing control signals representative of whether the OR or exclu-sive-OR function are to be performed, the register having outputs operatively connected to the input lines of the programmed logic array for receiving control signals.
7. The system of claim 2 wherein the video processing means includes means for performing a logical ex-clusive-OR function with the picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.
8. The system of claim 1 wherein the video processing means includes means for rotating the picture element signals of a group of picture element signals relative to each other to produce rotated picture element signals, whereby the picture elements represented by the rotated picture element signals are displayed rotated relative to each other.
9. The system of claim 8 wherein the group of picture element signals is represented by a sequence of picture element signals transmitted by the processor, the rotating means comprising a shift register for storing the sequence of picture element signals, a programmed logic array having a plurality of input lines connected to outputs of the shift register and a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array, and outputs operatively connected to the display memory, the rotating means further comprising means operatively connected to the gates of the transistor switches for selectively activating the transistor switches to produce a sequence of rotated picture element signals at the outputs of the transistor switches such that the picture elements signals represented thereby appear rotated relative to the picture elements represented by the sequence of picture element signals transmitted by the processor.
10. The system of claim 9 wherein the processor has means for addressing the display memory to store a sequence of memory data signals which correspond to rotated picture element signals, the means for selectively activating the transistor switches comprising a second programmed logic array having a second plurality of output lines selectively connected to the gates of the transistor switches, an input line operatively connected to the processor for receiving control signals therefrom, a second plurality of input lines, and a plurality of pull-down transistors selectively coupling the second input lines of the second programmed logic array to the second output lines of the second programmed logic array, the activating means further comprising a counter for counting an address by the processor of the display memory, an output of the counter being selectively connected to the second plurality of input lines of the second programmed logic array so that with an address of the display memory by the processor a selected group of picture element signals stored in the shift register is conducted through the transistor switches whereby memory data signals corresponding thereto are stored in the display memory.
11. The system of claim 10 wherein the video processing means comprises a register operatively connected to the processor for storing control signals which represents whether a group of picture element signals of the processor are to be rotated, the register having an output operatively connected to the input line of the second programmed logic array for transmitting control signals thereto.
12. The system of claim 1 wherein the picture elements are displayed in horizontal lines, the video pro-
cessing means further having a line register operatively connected to the processor for storage of control signals representing a particular element line, a line counter operatively connected to the first addressing means for generating line counter signals corresponding to the horizontal line of picture elements being read by the first addressing means, means for comparing the control signals from the line register and the line counter signals and for supplying a first comparing signal when the signals have a predetermined relationship, and interrupt means for providing an interrupt signal to the processor in response to the first comparing signal.
13. The system of claim 12 wherein the video processing means further has a position register operatively connected to the processor for storage of control signals representing a picture element position, a position counter operatively connected to the first addressing means for generating position counter signals corresponding to the vertical position of the picture element corresponding to the storage location of the display being read by the first addressing means, means for comparing the control signals from the position register and the position counter signals, and for supplying a second comparing means signal when the signals have a predetermined relationship, the interrupt means also being responsive to the second comparing means signal to supply an interrupt signal to the processor, the interrupt means further having means for supplying condition indicating signals indicative of alternative conditions including the occurrence of a light pen signal and the occurrence of the first or second comparing means signals, the processor being responsive to an interrupt signal to input the condition indicating signals and also being responsive to condition indicating signals indicative of a light pen signal to input the line counter and position counter signals.
14. The system of claim 13 wherein the controt signals from the processor include interrupt means enable signals, the interrupt means of the video processing means further having a second register for storage of interrupt means enable signals, the interrupt means being responsive to the interrupt means enable signals so that the interrupt means is responsive to the light pen signal and the first and second comparing means signals only when enabled.
15. The system of claim 13 wherein the control sig. nals include interrupt means mode signals indicating alternative modes of operation including a first mode and a second mode, the processor having means for supplying an interrupt acknowledge signal in response to an interrupt signal and means for executing a sequence of instructions, the interrupt means further having a second register for storage of the interrupt means mode signals and means for controlling the duration of the interrupt signal in response to the interrupt means mode signal and an interrupt acknowledge signal so that the interrupt signal is stopped if the interrupt signal is not acknowledged by the next instruction in the first mode and the interrupt signal continues in the second mode.
16. The system of claim 1 wherein the video processing means includes means for shifting the picture element signals of a group of picture element signals relative to each other to produce shifted picture element signals, whereby the picture elements represented by the shifted picture element signals are displayed shifted relative to each other.
17. The system of claim 16 wherein the shifting means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines operatively connected to the display memory for supplying picture element signals thereto, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a second plurality of input lines operatively connected to the processor for receiving control signals therefrom, and a plurality of pull-down transistors selectively coupling the second plurality of input lines to the output lines so that the picture element signals on the output lines can be shifted in relation to the picture element signals on the input lines in response to the control signals from the processor.
18. The system of claim 17 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represent the amount of shifting to be performed, the register having outputs connected to the input lines of the programmed logic array for applying the control signals thereto.
19. The system of claim 1 wherein the video processing means includes means for interchanging the picture element signals of a group of picture element signals relative to each other to produce interchanged picture element signals, whereby the picture elements represented by the interchanged picture element signals are displayed interchanged relative to each other.
20. The system of claim 19 wherein the interchanging means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines for picture element signals, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory, said programmed logic array also having an input line operatively coupled to the processor for receiving the control signals therefrom and selectively coupled to the gates of the transistor switches so that picture element signals can be interchanged relative to the picture element signals on the input lines in response to the control signals from the processor.
21. The system of claim 20 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represents whether the picture element signal are to be interchanged, the register having an output connected to the input lines of the programmed logic array for the control signals.
22. The system of claim 1 further comprising player operated means including input elements adapted to be operated by a player, and signal means actuated by the input elements for enabling interaction of the player with the symbols on the screen, the player operated means operatively connected to the processor to transfer input signals thereto.
23. The system of claim 22 wherein the processor comprises means for performing calculations based on the input signals, said processor containing means for generating groups of picture element signals indicative of the input signals and said calculations, whereby said groups of picture element signals are transferred to
update the display memory so that symbols indicative of said picture element signals are provided on said display.
24. The system of claim 1 wherein said display has a screen on which the picture elements are presented and each picture element displayed has a horizontal and vertical position, the system further comprising a light pen for positioning adjacent to the screen and for supplying a signal when a select picture element in physical proximity to the light pen is presented, the video processing means further having horizontal and vertical picture element position counters for generating signals corresponding to the horizontal and vertical positions of the select picture element, and interrupt means responsive to the light pen signal to supply an interrupt signal to the processor, the processor being responsive to the interrupt signal to input the horizontal and vertical position signals whereby the horizontal and vertical position of the picture element in physical proximity to the light pen may be input to the processor.
25. The system of claim 24 wherein the interrupt means of the video processor further has a horizontal feedback register for latching up the horizontal position signals of the horizontal position counter in response to a signal, a vertical feedback register for latching up the vertical position signals of the vertical position counter in response to a signal, and means for providing a signal to the vertical and horizontal feedback registers in response to the light pen signal so that signals corresponding to the horizontal and vertical position of the select picture element in physical proximity to the light pen may be latched up in the horizontal and vertical feedback registers and the processor may input the horizontal and vertical position signals latched up in the horizontal and vertical feedback registers in response to the interrupt signal.
26. The system of claim 1 wherein a plurality of digital picture element signals represent each picture element, the video processing means further comprising means for selectively performing a plurality of transformations to the picture element signals in response to the control signals for each digital picture element signal of the plurality of picture element signals to produce transformed picture element signals representative of transformed picture elements.
27. The system of claim 1 wherein a picture element is represented by a first and second memory data signal each comprising a bit of digital data, the processor having means for supplying a plurality of memory data signals at a time representing a pluraiity of picture elements, and the video processing means comprising means for performing a plurality of transformations to the first of each picture element represented by the plurality of digital data bits and a second means for performing a plurality of transformations to the second bit of each picture element.
28. The system of claim 1 wherein the video processing means comprises a register operatively connected to the processor for storage of the control signals identifying a particular transformation to be performed.
29. The system of claim 1 wherein the video processing means includes a programmed logic array having a plurality of inputs operatively connected to the processor and a plurality of outputs operatively connected to the display memory for modifying the group of picture element signals in response to the control signals.
30. The system of claim 1 wherein the memory data signals stored in the display memory are encoded at a
first level identifying bits of a register within the system, the video processing means including means for decoding the picture element signals corresponding to said memory data signals to signals representative of picture elements at a second level, the decoding means comprising a register having a plurality of bits for providing digital signals from the register bits representative of picture elements at the second level in response to the picture element signals identifying particular register bits.
31. The system of claim 1 further comprising second addressing means for addressing the display memory, under the direction of the processor, reading memory data signals stored therein in selective storage locations, and transmitting said memory data signals from the display memory to the processor.
32. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:
a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals
representative of the picture elements of the display;
a processor containing means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals, said control signals including background data signals representative of background picture elements;
first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and
background signal means having a register operatively coupled to the processor for receiving therefrom background data signals for storage therein, and operatively connected to the first addressing means for supplying the background data signal thereto, the background signal means including selector means operatively coupled to the first addressing means and the register for substituting the background data signals stored in the register for memory data signals when the first addressing means addresses select storage locations of the display memory whereby the first addressing means supplies the display signal to the display representative of the background data signal when the first addressing means addresses the select memory locations of the display memory.
33. The system of claim 32 wherein the picture elements are presented in lines of picture elements by said display, the background signal means having a line
counter operatively connected to the first addressing means for storage of a line counter signal indicating the number of the picture element line being presented, a line register for storing a line register signal indicative of a line number and comparing means operatively connected to the line counter and the line register for comparing the line register signal stored in the line register with the line counter signal indicated by the line counter, the selector means being responsive to the comparing means to select between the background data signals stored in the background register and the background data signals in the display memory in accordance with the comparison.
34. The system of claim 32 wherein the picture elements are presented in horizontal lines wherein each picture element has a horizontal position, the video processing means having a counter for indicating the horizontal position of the picture element being displayed, and the selector means being responsive to said horizontal position counter to select between the memory data signals stored in the background register and the memory data signals stored in the display memory in accordance with the horizontal position of the picture elements being displayed.
35. The system of claim 32 further comprising second addressing means for addressing the display memory under the direction of the processor, reading selective memory data stored therein, and transmitting said selective memory data signals from the display memory to the processor.
36. A variable interrupt system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:
a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and
variable interrupt means operatively connected to the processor for receiving therefrom a control signal representative of a particular row of picture elements on the display, the variable interrupt means generat-
ing an interrupt signal for transmission to the processor when the first addressing means addresses predetermined memory locations of the display memory

302
which correspond to the particular row of picture elements.```


[^0]:    546

[^1]:    FAS ; NAME: RETLFN FROM MACRG SUEROUTINE
    :5:44 ; FIFFFGSE: FETUFN CONTROL TO CALLER
    YA: THIE CODE WAS STOLEN FROM RELABS SINCE
    $\therefore$ AM, IT LGES THE STACK CLEANUP THAT MFET DOES
    $\therefore \%$ HHET FGF AF
    $\begin{array}{ll}\text { FGF } & \text { HL }\end{array}$
    FET

