# Exhibit 1006

# United States Patent [19]

## Frederiksen

## [11] **4,301,503** [45] Nov. 17, 1981

#### [54] HOME COMPUTER AND GAME APPARATUS

- [75] Inventor: Jeffrey E. Frederiksen, Arlington Heights, Ill.
- [73] Assignee: Bally Manufacturing Corporation, Chicago, Ill.
- [21] Appl. No.: 910,964
- [22] Filed: May 30, 1978

#### **Related U.S. Application Data**

- [63] Continuation-in-part of Ser. No. 812,662, Jul. 5, 1977, which is a continuation of Ser. No. 635,406, Nov. 26, 1975, abandoned.
- [51] Int. Cl.<sup>3</sup> ..... G06F 3/153

#### [56] References Cited

#### U.S. PATENT DOCUMENTS

#### OTHER PUBLICATIONS

"II Cybernetic Frontiers" Brand, Random House, 1974, pp. 54–60.

"Space War", Kuhfeld, Analog Science Fiction/-Science Fact, pp. 67-79. Gun Fight Computer Service Manual for the Midway 8080 Microprocessor Game Series, 1976.

Standardized Test Procedure for Midway's Processor Boards, Jul., 1976.

Marcus, A., "A Prototype Computerized Page-Design System", Visible Language, vol. 5, Summer, 1971.

Noll, A. M., "A Computer Technique for Displaying n-Dimensional Hyper-Objects", Comm. of the ACM, vol. 10, 8/67.

Kolb, E. R., "Computer Printing Forecast for the '70's", Datamation, 12/1/70.

Andersson, P. L., "Phototypesetting-A Quiet Revolution", Datamation, 12/1/70.

Bonsiepe, G., "A Method of Quantifying Order in Typographic Design", The Journ. of Typographic Research, 7/68.

Sutherland, I. E. et al., "A Characterization of Ten Hidden-Surface Algorithms", Computing Surveys, vol. 6, 3/74.

Bell Lab Record, vol. 47, 5 & 6/69.

Newell, M. E. et al., "A Solution to the Hidden Surface Problem", Proceedings of ACM Nat. Conf., 1972.

Gelernter, H. L. et al., "An Advanced Computer-Based Nuclear Physics Data Acquisition System", Nuclear Instruments and Methods, 9/67.

Knowlton, K. C., "A Comp. Technique for Providing Animated Movies", Proceedings AFIPS, 1964, SJCC, vol. 25.

Ophir, D. et al., "Brad: The Brookhaven Raster Display", Comm. of the ACM, vol. 11, 6/68.

Mermelstein, P., "Comp.-Generated Spectogram Displays for On-Line Speech Research", IEEE Transactions on Audio and Electroacoustics, 3/71.

Denes, P. B., "Computer Graphics in Color", Bell Lab. Record, vol. 52, 5/74.

Noll, A. M., "Scanned-Display Computer Graphics", Comm. of the ACM, vol. 14, 3/71.

Kajiya, J. T. et al., "A Random-Access Video Frame Buffer", Proc. of the Conf. on Comp. Graphics, Pattern Recognition, and Data Struc., 5/14-16/75.


Denes, P. B., "A Scan-Type Graphics System for Interactive Computing", Proc. of Conf. on Comp. Graphics, Pattern Recog., and Data Struc., 5/14–16/75.


Primary Examiner—Gareth D. Shaw Assistant Examiner—Thomas M. Heckler Attorney, Agent, or Firm—Fitch, Even, Tabin, Flannery & Welsh


### [57] ABSTRACT


A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the computer system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.

36 Claims, 167 Drawing Figures










0 0 P3 P2 PI P0 P7 P6 P5 P4 PII PIO SHIFT 2

0 0 P3 P2 P1 PO P7 P6 0 P5 | P4 | PII | SHIFT 3

PO PI P2 P3 P4 P5 P6 P7 P8 P9 PIO PII FLOPPED




9.7A.								
PD87	404 5864 5864 5864 5864 5864 5864 5864 586							
P3	P2	PI	PO	Ó				
P7	P6	P5	P4	J				
PII	PIO	P9	P8	2				
P15	P14	P13	P12	3				


9 ig. 7B. 5 804 BYTE 804 BYTE P15 PII P7 P3 0 P14 PIO P6 P2


				•
P13	Р9	P <i>5</i>	PI	2
P12	P8	Р4	РО	3





ROTATED






















U.S. Patent


Sheet 10 of 84




U.S. Patent









Ajd. 12D.













.



g. 13A.










9-jcg. 13D.


9 i.d. 13E.

















































9ig.13R.












9 jul. 13 V.




9-ig.13W.











gig. 13Z.













Sheet 46 of 84 4,301,503




4ig.46.





F1G.4	5A	FIG.1	15 B	FIG	.45C		
FIG. 45 D FIG. 45 E FIG. 45 F							
FIG. 45G.	   FIG.45H		 FIG.45I		FIG. 45J		


9.iq.74.


FIG. 73A 	FIG.73B	F1G.73C	FIG. 73D	FIG.
F1G. 73F		FIG.73G	FIG.73H	·
FIG. 73 I	FIG.73J   	FIG.73K	FIG.73L       	9.73M


































































9 id.36.





















d'H5D








4,301,503













































































































4,301,503





























1536

94.61

1522


(1192

S

归圯

Ш

┽┼┦┼┼┼┤╴┨





臣


(<u>60</u>


ł -20*8*L

1598.











Vss


Voo


۷99


















































## 1

## HOME COMPUTER AND GAME APPARATUS

This application is a continuation-in-part of co-pending application Ser. No. 812,662, filed July 5, 1977, 5 which is a streamline continuation of co-pending application Ser. No. 635,406 filed Nov. 26, 1975, abandoned.

The present invention relates to computers and more particularly to home computers and game apparatus adapted for use with cathode ray tube display appara- 10 tus, such as television receivers or monitors.

Video games typically employ a television receiver or monitor (hereinafter often referred to as merely "television") to display the game symbols and figures. Each player usually has a control which may be manipulated 15 tionship of FIGS. 13A-EE viewed as whole; to cause the game symbols on the screen to interact in accordance with the rules of the particular game being played, often under the direction of a small computer, or microcomputer. Similarly, the television may be used as a display for a computer used as a calculator. 20

Each frame of the picture displayed on the television screen is comprised of a plurality of picture elements (pixels) which are rapidly and sequentially displayed in a raster scan of the television screen. One type of video game employs a random-access-memory (RAM) to 25 address chip; store digital data representative of each picture element to be displayed on the screen. The digital data stored in the RAM is read synchronously with the raster scanning of the picture elements of the television screen. The digital data is converted to signals suitable for the 30 chip; television receiver or monitor and supplied to the television to define the particular pixels being displayed. A programmed microprocessor (a type of computer) may be used to update or modify the data stored in the RAM and hence modify the picture displayed on the televi- 35 sion screen in response to signals transmitted from the player controls, in accordance with the microprocessor program.

It is an object of the present invention to provide an improved computer particularly adapted for home use 40 and having the capability of performing various game functions as well as normal computer and calculating functions. It is a further object to provide such a computer that is economical to manufacture. It is a still further object to provide such a computer adapted for 45 use with interchangeable program storage devices.

These and other objects of the invention are more particularly set forth in the following detailed description and in the accompanying drawings of which:

FIG. 1 is a perspective view of a specific embodiment 50 of the present invention;

FIG. 2 is a block diagram of a computer system of the embodiment of FIG. 1;

FIGS. 3A and 3B are charts illustrating the memory address allocations for low and high resolution alterna- 55 tive modes of operation;

FIGS. 4A and 4B are diagrams illustrating the correspondence between the memory address locations in the display memory with the pixels of the display screen for the low and high resolution modes, respectively;

FIG. 5 is a diagram illustrating the correspondence of color registers 0-7 with particular display screen areas;

FIG.  $\tilde{\mathbf{6}}$  is a diagram illustrating examples of modifications performed on pixel data;

fications performed on pixel data;

FIG. 8 is a diagram illustrating the particular data that can be read at a plurality of input ports;

FIG. 9 is a block diagram of a microcycler interface employed in the system;

FIGS. 10A, 10B and 10C are a schematic diagram of the interconnections of the integrated circuit chips of the system;

FIGS. 11A-11F are a block diagram of the data chip of the video processor of the system;

FIGS. 12A-12G are timing diagrams of various control signals of the system for various read and write operations:

FIGS. 13A-Z and 13AA-EE illustrate an example of a circuit implementing the block diagram of FIGS. 11A-F:

FIG. 14 is a composite diagram illustrating the rela-

FIGS. 15-39 are diagrams showing blocks of FIGS. 13A-EE in greater detail.

FIG. 40 illustrates the pixel data contained in registers of a rotator circuit of the video processor;

FIGS. 41-43 illustrate the relationship among control, clock and synchronization signals of the system;

FIG. 44 is a block diagram of the address chip of the video processor;

FIGS. 45A-J show a more detailed circuit of the

FIG. 46 illustrates a composite view of FIGS. 45A-J; FIGS. 47-70 are diagrams showing blocks of FIGS.

45A-J in greater detail; FIGS. 71A-C are block diagrams of the input/output

FIG. 72 illustrates a circuit for the generation of an input signal;

FIGS. 73A-M show a more detailed circuit of the input/output chip;

FIG. 74 is a composite view of the FIGS. 73A-M; and

FIGS. 75-97 are diagrams showing blocks of FIGS. 73A-M in greater detail.

The preferred embodiments of the present invention are hereinafter described. In general, the system comprises a display for providing discrete picture elements for presentation of movable symbols and a display memory for storage of digital signals representative of picture elements of the display. The system further comprises a computer having a program memory for receiving digital input signals and supplying digital output data signals and other digital output signals representative of picture elements in response to the input signals and program memory. A video processor means is operatively connected to the computer and display memory for selectively performing a plurality of modifications to the picture element output signals from the computer in response to the output data signals and also for transferring the modified picture element signals to the display memory. The video processor means is also operatively connected to the display for supplying signals thereto in response to the digital picture element signals stored in the display memory whereby the picture elements represented therein are displayed.

The system shown in FIG. 1 comprises a computer console 10 having four player-operated control handles 12a-d connected by coiled line cords 14a-d, respectively, to the computer console 10. Thus, the console 10 can accommodate up to four players at a time. Each FIGS. 7A and 7B illustrate further examples of modi- 65 control handle has a trigger switch 16 and a top mounted joy-stick 17 for actuating four directional switches. The joy-stick 17 has a rotatable knob mounted thereon which controls a potentiometer. The console 10 further has a keypad 18 which has a plurality of keys or push-buttons such as indicated at 20, and a slot 22 for receiving a removable cartridge or cassette 24 containing stored programs. The console 10 further has a cassette eject button 26 for ejecting the cassette whereby 5 the cassette 24 may be easily replaced with a different cassette containing different programs.

A display for presenting movable symbols is shown as a standard color television receiver 28 which is connected to the computer console 10 by a line 30. The 10 television (TV) has a cathode ray tube screen 32 on which a plurality of movable symbols such as the cowboys 36 and 38 are presented for a "Gunfight" game. The picture presented on the screen 32 is made up of the cowboy symbols 36, 38, and a cactus symbol 40 super- 15 imposed on a background each in one or more of a variety of color and intensities and comprises a plurality of discrete picture elements or pixels.

A symbol's action is controlled in part by a control handle. For example, the cowboy 36 may be moved up, 20 down, left, right, up and to the left, up and to the right, etc., by proper movement of the joy-stick 17. The direction of the cowboy's shooting arm may be controlled by rotating the potentiometer control knob of the joy-stick 17 and the gun may be fired by pulling the trigger 16. 25 Should the bullet 41 strike the cowboy 38, the cowboy 38 will be caused to fall by a computer system contained within the console 10. In addition, suitable music such as the "Funeral March" will be played by the computer through the television 28. 30

A schematic block diagram of the computer system of FIG. 1 is shown in FIG. 2 to comprise a display memory for storage of digital signals representative of picture elements of the display (or pixel data) which is shown as a display random-access-memory (RAM) 42. 35 The system further comprises a digital computer 44 which is shown to include a central processing unit (CPU) 46 which may be a microprocessor, for example. The computer 44 has a program memory which includes a system read-only-memory (ROM) 48 and a 40 cassette ROM 24 connected to the CPU 46. The program memory contains instructions to direct the CPU 46 and the symbols and figures stored in digital form for the particular computer functions and games.

The cassette ROM 24 may be easily removed by 45 pressing the ejector button 26 (FIG. 1) and replaced by another cassette in order to change a portion of the program memory. This greatly enhances the flexibility of the system in that a potentially endless variety of games and functions may be performed by the computer 50 represents various game figures and symbols. console 10 and TV display 28.

The computer 44 is operatively connected to an input/output (I/O) chip 50 and a video processor 52 comprising an address chip 56 and a data chip 54 through a microcycler interface 60. The control handles 12a-d 55 and the keypad 18 are connected to the I/O chip and provide signals in response to manipulation by the players or operators to the I/O chip 50. The digital computer 44 receives the input signals from the I/O chip 50 in digital form and supplies digital output data signals 60 and digital pixel data signals in response to the input signals and the program memory. The I/O chip 50 has a music processor which provides audio signals in response to output data signals from the computer to play melodies or generate noise through the TV 28. 65

The data chip 54 of the video processor 52 selectively performs a plurality of modifications to the pixel data signals from the computer in response to the output data

signals from the CPU. The video processor is operatively connected to the display RAM 42 and transfers the modified or unmodified pixel data to the display memory 42 at address locations corresponding to address signals transmitted by the address chip 56. The computer 44 transmits the addresses to the address chip 56 which relays the addresses to the display RAM 42.

The video processor 52 is also operatively connected to the TV display 28 to supply signals to the display modulated by a radio frequency (RF) modulator 58 in response to the pixel data stored in the display RAM 42. The address chip 56 internally generates addresses for sequentially reading the pixel data stored in the display RAM 42 whereby the pixels represented in the display memory are displayed.

The microcycler 60 interfaces the computer 44 to a peripheral device such as the video processor 52 and the input/output chip 50. The computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines to the microcycler 60. The purpose of the microcycler 60 is to combine the address lines and the data lines from the CPU 46 into one data bus 66 to the video processor 52 and the I/O chip 50.

The computer system is shown having an additional input device light pen 62, which provides an additional input signal to the computer 44. The light pen 62 is sensitive to light and may be used as a pointer by a player or operator to identify points on the TV screen 32 as will be more fully explained later.

The illustrated apparatus is a full-color video game and home computer system based on a mass-RAMbuffer technique in which two bits of the display RAM 42 are used to define the color and intensity of the pixel on the screen 32. The display RAM 42 has eight bits or a byte at each memory address or location at which data may be read or rewritten. In this manner, the picture on the screen is defined by the contents of the display RAM which can be easily changed by modifying the contents of the display RAM. Data which defines pixels will be referred to as "pixel data".

The specific system of the illustrated embodiment uses a Zilog Z-80 microprocessor as the CPU 46 of the computer 44. The system ROM 48 contains software or programming for a plurality of games. The cassette ROM 24 is a solid state cassette which provides additional memory whereby additional games may be played. These ROM's also contain pixel data which

The system may be operated in a high resolution or low resolution mode. The high resolution mode generates a greater number of pixels per unit screen area resulting in a higher resolution. In both the low and high resolution modes, the operating system ROM 48 is allocated the first 8K of memory space; that is, approximately the first eight thousand memory addresses correspond to the system ROM 48 as shown in FIGS. 3A and 3B. Thus, addresses 0000-1FFF (hexadecimal) are addresses for the memory locations of the system ROM. The cassette ROM 24 has the next 8K of memory space, or memory addresses 2000-3FFF (hexadecimal, hereinafter "H") in both modes. The display RAM memory space begins at 16K or memory address location 4000H. In the low resolution mode, the display screen RAM has 4K bytes; in the high resolution, 16K bytes.

The CPU can transfer the pixel data of a pattern or figure stored in either the system or cassette ROM to

the display RAM via the video processor. As noted before, the video processor may perform a variety of modifications to the pixel data before it is written into the display RAM. The modifications are performed by what will be called a "function generator" which is 5 located on the data chip 54 of the video processor 52. The modifications are performed by the function generator when the address bit A14 of the address of the data is a 0. Thus, the address of data to be modified by function generator and written into the display RAM will be 10 less than 2<sup>14</sup> or 3FFF H. Consequently, the address of the data to be modified will be between 0000 H and 3FFF H for the high resolution embodiment and between 0000 H and 0FFF H for the low. However, when the data is written the system actually writes the modi- 15 fied data in the display RAM at locations corresponding to addresses 4000- and 4FFF H for the low resolution model and 4000 H-7FFF H for the high resolution model. The system distinguishes a memory read from ROM addresses 000-1FFF H from a memory write to 20 modified data display RAM addresses 0000-1FFF by circuitry external to the ROM and RAM chips shown in FIGS. 10A and B.

All memory space above 32K (memory location 8000 H) is available for expansion. In the low resolution 25 mode, memory addresses 5000-8000 H are also available for expansion.

In the illustrated computer system, two bits of display RAM 42 are used to define a pixel on the screen. Thus, an 8-bit byte of the display RAM defines 4 pixels on the 30 screen. In the low resolution mode, 40 bytes are used to define a line of data as shown in FIG. 4A. This gives a horizontal resolution of 160 pixels. The vertical resolution is a 102 lines. The areas 610 of the screen defined by the display RAM 42 therefore requires  $102 \times 40 = 4080$  35 bytes. More of the RAM 42 can be used for scratch pad by blanking the screen before the 102nd line is displayed as will be described more fully later.

In the high resolution mode, there are 80 bytes or 320 pixels per line as shown in FIG. 4B. The vertical resolu- 40 tion is 204 lines thus requiring 16,320 bytes of display RAM. This leaves 64 bytes of RAM for scratch pad memory.

In both the high and low resolution modes, the first byte of the display RAM 42 (address 4000 H) corre- 45 sponds to the upper lefthand corner of the area 610 of the display screen 32 defined by the display RAM. The last byte of the first line in the low resolution mode has address 4027 H with the last byte of the first line in the high resolution mode, having address 404F H. In the 50 low resolution mode, the highest display address (4FFF H) corresponds to a byte which corresponds to the lower righthand corner of the screen. Thus, as the RAM addresses increase, the position on the screen associated with the addressed bytes moves in the same 55 directions as the TV scan: from left to right and from top to bottom.

The address chip 56 of the video processor 52 sequentially generates the addresses 4000 H to 4FFF H (7FFF H for the high resolution mode) as the screen is being 60 scanned so that each byte defining 4 pixels is read in order to supply information necessary to display the corresponding 4 pixels of the picture. The 4 pixels associated with each byte are displayed with Pixel 3 defined by bits 6 and 7 shown on the left displayed first. Thus 65 bits 6 and 7 of byte 4000 H define the pixel in the extreme upper lefthand corner of the screen area corresponding to the display RAM.

As noted earlier, two bits are used to represent each pixel on the screen. These two bits, along with a left/right bit (which will be more fully explained later) map the associated pixel to one of eight different "color" registers 0-7. Thus, two bits from the display memory together with the left/right bit identify or select one of the eight different color registers. If the two bits from the display memory have the binary value 00, the color register selected will be color register 0 or 4 depending upon the left/right bit. Similarly, bits having the binary value 01 select register 1 or 5 depending on the left/right bit, etc.

Each color register is an 8-bit register for storage of output data from the computer. The binary bits in a selected color register define the color and intensity characteristics of the associated pixel to be displayed on the screen. The intensity of the pixel is defined by the three least significant bits of a color register, with 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits. Thus each color register can define 1 of  $2^3$  intensity levels and 1 of  $2^5$  different colors. The CPU can change the data stored in the color registers which will cause the colors and intensities of subsequent pixels displayed to also change.

A horizontal color boundary register defines the horizontal position of an imaginary vertical line 64 on the screen 32, referring now to FIG. 5. The boundary line 64 can be positioned between any two adjacent bytes in the low resolution mode. The line is immediately to the left of the byte whose address is sent to the horizontal color boundary register. For example, if the horizontal color boundary is set at 0 by the computer, the line will be just to the left of the byte 0 if it is set to 20, the line will be between bytes 19 and 20 which corresponds to the center of the screen.

The left/right bit is an additional register identifying signal supplied by the video processor in response to the data stored in the horizontal color boundary register. If a byte is to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to 1. The left/right bit is set to 0 for pixels associated with a byte to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit = 1, i.e., for the pixels to the right of the boundary line, and registers 4-7 are selected for the pixels to the left of the boundary. Thus, if a byte read from the display RAM 42 has the values 00 11 10 00, and was to the right of the boundary line, for example, the four pixels will be defined by color registers 0, 3, 2, and 0, respectively. However, if the byte was located to the left of the horizontal color boundary line, the four pixels will be defined by color registers 4, 7, 6, and 4 respectively.

In the high resolution mode, if a value X is sent to the horizontal color boundary register, the boundary line will be between bytes having addresses 2X and 2X-1 which corresponds to the same position on the screen as the low resolution mode but between different bytes. Thus, for example, if the value 20 is sent, the boundary will be between 39 and 40, corresponding to the center of the screen. To put the entire screen, including the rightside background, to the left of the boundary line 64, the horizontal color boundary line register should be set to 44.

If just four color registers are used, all the information necessary to generate the color and intensity of a particular picture may be stored utilizing only two bits of storage together with the color registers. However, the left/right bit and eight registers give added flexibility. The color and intensity pattern of a picture stored in memory may be quickly modified in one step by selective placement of the horizontal color boundary. For example, if the entire screen is to the right of the horizontal color boundary, the colors and intensities of the 5 pixels will be selected from color registers 0-3. One the other hand, placing the entire screen to the left results in the colors and intensities of color registers 4-7 being utilized. In this manner, the colors and intensities of the entire picture may be altered by merely changing the 10 address of the horizontal color boundary.

On most television screens, the area 610 defined by the display RAM will be somewhat smaller than the total screen area. Thus there will generally be extra space on all four sides of the display screen not defined 15 by the display RAM. The color and intensity of this area is defined by a two-bit "background" color register. These two bits along with the left/right bit combine to identify one of the 8 color registers which determines the color and intensity of the particular background 20 area. For example, if the two bits contained in the background color register have the value 00 the color and intensity of the background area to the right of the boundary line 54 will be defined by the color register 0, with the area to the left defined by the color register 4, 25 as shown in FIG. 5.

As described earlier, the function generator is enabled to modify pixel data when the data is to be written to a memory address "X" less than 4000 H (A14=0) and that a modified form of the data is actually written 30 to memory location X+4000 H in the display RAM. A register hereinafter called the function generator register determines how the data is modified.

The functions performed on the pixel data are: "expand", "rotate", "shift", "flop", "logical-OR" and "ex- 35 clusive OR". As many as four of these functions can be used at any one time and any function can be bypassed. However rotate and shift as well as logical-OR and exclusive OR are not done at the same time. The modified pixel data is stored in the display RAM whereby 40 the pixels associated with the pixel data appear similarly modified when displayed.

Referring back briefly to FIG. 2, the microcycler has an 8-bit data bus 66 connecting the microcycler to the video processor 52 and I/O chip 50. The expand func- 45 tion expands the 8 bits contained on the microcycler data bus into 16 bits where each bit of the 8 bits represents one pixel. In other words, it expands 1-bit pixel data into 2-bit pixel data. For example, a 0 on the data bus is expanded into one 2-bit pixel data value and a 1 on 50 the data bus into another 2-bit pixel data value. Accordingly, the pixel data before being expanded is encoded at a first level which can be decoded into pixel data encoded at a second level. Thus, the pixel data on the 8-bit microcycler data bus is encoded at the first level as 55 1-bit pixel data and when expanded, it is encoded into pixel data at the second level, i.e., 2-bit pixel data. In this manner, two-color patterns can be stored in a ROM in half the space.

thought of as operating on the pixel data as a whole rather than the individual bits of each pixel. Each byte of the display RAM 42 can be though of as four 2-bit locations, each location corresponding to a pixel and storing one of four pixel data values (0-3) although the 65 pixels are, of course, actually elements of the picture displayed on the screen. The four pixel data values of the first byte, byte 0, will be referred to as P0, P1, P2

and P3. P0 is composed of the first two bits (or least significant bits) of the byte.

The shift function shifts the pixel data 0, 1, 2 or 3 pixel locations to the right. FIG. 6 illustrates the effect of the above mentioned shifts upon the 3 bytes. The pixel data values are shifted relative to each other wherein the pixels that are shifted out of one byte are shifted into the next byte with the corresponding pixels on the screen appearing shifted a similar amount when displayed. Zeros are shifted into the first byte of a sequence.

The output of the flop function is a mirror image of its input, the original data. The pixel locations interchange pixel data values relative to each other, i.e., the first and fourth pixel location of each flopped byte exchange pixel data values as to the second and third as shown in FIG. 6. The four pixels associated with the flopped byte will similarly appear flopped relative to each other when displayed on the screen.

The rotate function rotates a four pixel by four pixel block of data 90° in clockwise direction such that the pixel data values are rotated relative to each other. FIGS. 7A and 7B illustrate an example of rotation. The sixteen pixel data locations correspond to sixteen contiguous pixels displayed on the screen.

The logical OR and exclusive OR functions operate on a byte as 8 bits rather than four 2-bit pixel data. When the OR function is used in writing pixel data to the display RAM, the input pixel data is logical OR-ed with the contents of the display RAM location being accessed. The result of the logical OR is sent to the display RAM at the above location. The exclusive-OR function operates in the same way except that the data is exclusive OR-ed instead of logical OR-ed.

The illustrated system can accommodate up to four player control handles 12a-12d (FIG. 1) at once. Each handle has five switches (i.e., the trigger switch, and four joy-stick directional switches) and a potentiometer. The switches are ready by the CPU 46 via input ports through the I/O chip 50 (FIG. 2). These input ports are diagrammatically shown in FIG. 8 as input ports 10-1F H where the port number indicates its hexadecimal address. Thus the port at which the player control handle switches for player 1 are read has a hexadecimal address of 10H.

The trigger switch for each player control handle is read at bit 4 and the four directional switches of the joy-sticks are read at bits 0-3. The signals from the potentiometers are converted to digital information by an 8-bit analog to digital converter (FIG. 71A). The four potentiometers are read at input ports 1C-1F H (FIG. 8). All zeros are fed back when the potentiometer is turned fully counterclockwise and all 1's are fed back when turned fully clockwise.

The 24-button keypad 18 is read at bits 0-5 of ports 14-17H. The input data is normally zero and if more than one button is depressed, the data should be ignored.

The microcycler functions as an interface between The generator functions shift, flop and rotate can be 60 the CPU and the peripheral devices. The CPU 46 of FIG. 2 has a 16-bit address bus and an 8-bit data bus connecting the CPU to the microcycler 60. Referring now to FIG. 9, the microcycler 60 combines the 16-bit address bus, A0-A15, and the 8-bit data bus, D0-D7, from the CPU 46 into one 8-bit microcycle data bus 66, MXD0-MXD7, connected to the address chip 56, the data chip 54, and the I/O chip 50. One advantage of the microcycler is that the number of connector pins of the integrated circuit chips may be reduced since there are fewer connecting lines.

The microcycle data bus can have any of four modes which are defined by the contents or data carried by the microcycle data bus 66. Its mode is controlled by con-5 trol signals MC0 and MC1 which are generated by the data chip from a plurality of CPU control signals which will be more fully explained later. The microcycle data bus mode is also controlled by a CPU control signal RFSH which indicates that the lower 7 bits of the ad-10 dress bus contains a "refresh" address for refreshing the RAM dynamic memories. The CPU control signals are discussed more fully in the Zilog Z80-CPU Technical Manual and is hereby incorporated by reference as if fully disclosed herein. The microcycle modes are 15 shown below:

TABLE 1

RFSH	MC1	MC0	Microcycle Data Bus Contents	
0	0	0	A0-A7 from the CPU	- 2
0	0	1	A0-A7 from the CPU	
0	1	0	A0-A7 from the CPU	
0	1	1	A0-A7 from the CPU	
1	0	0	A0-A7 from the CPU	
1	0	1	A8-A15 from the CPU	
1	1	0	D0-D7 from the CPU	2
1	1	1	D0-D7 to the CPU	-

As can be seen above, when the **RFSH** signal is a logical zero or low state, the microcycler will allow the address bits A0-A7 from the CPU to be conducted 30 through regardless of the state of MC0 or MC1 in order to refresh the RAM. However, when **RFSH** is a logical 1 (inactive), MC0 and MC1 determine the contents of the microcycle data bus MXD0-MXD7.

The microcycler as well as the interconnection of the 35 various integrated circuit chips of the low resolution mode system are shown in greater detail in FIGS. 10A-C. The microcycler 60 comprises two 8-line to 4-line multiplexers 70 and 72, having four output lines MXD4-MXD7 and MXD0-MXD3, respectively, and each hav-40 ing 4A and 4B input lines, an enable input E and a select input S.

The address lines A0-A3 and A8-A11, from a CPU address bus 73 from the CPU 56 are connected to the A and B input lines of the address multiplexer 72, respec-45 tively. Similarly, the address bus lines A4-A7 and A12-A15 are connected to the 8 input lines of the address multiplexer 70. The address multiplexers 70 and 72 can selectively conduct either the "low address" bits A0-A7, or the "high address" bits A8-A15, to the microcy-50 cle data bus MXD0-MXD7 when enabled. The multiplexers have common industry designation number 74LS257.

The microcycler further comprises an 8 line bidirectional data gate 74 having 8 input/output lines con- 55 nected to a CPU data bus 75 from the CPU 56, 8 input-/output lines connected to the microcycle data bus MXD0-MXD7, a direction input DIR and an enable input CD. The data gate 74 can conduct data either from the CPU data bus 75 to the microcycle data bus 66 60 or from the microcycle data bus 66 to the CPU data bus 75 as determined by the state of the DIR input when enabled.

These three logic elements 70, 72, and 74, function as a 24-line to 8-line multiplexer to sequentially conduct 65 groups of address signals and groups of data signals to the microcycle data bus, in response to the control signals MC0 and MC1 and the CPU control signal **RFSH**. Alternatively, the gate 74, of the microcycler further functions as a gate for conducting data signals from the microcycle data bus to the CPU data bus.

The microcycle data bus 66 is connected to the MXD0-MXD7 inputs of the address chip 56, data chip 54 and I/O chip 50. The microcycler 60 had input lines 76, 78, and 80 for the control signals RFSH, MC1 and MC0 respectively. The input line 76 operably connects the CPU 56 RFSH output to the inputs of a pair of NAND gates 81 and 82. The output of the NAND gate 81 is inverted by an inverter 84 whose output is connected by a line 85 to the enable input 'E' of the multiplexers 70 and 72 and is also connected to the input of a NAND gate 86 whose output is connected to the enable input CD of the gate 74. Thus, when the CPU 56 prepares to refresh the RAM, the refresh control signal, RFSH, will go to the low state causing the output of the NAND gate 81 to go high which is inverted by the inverter 84. A low state at the enable input E of the 0 multiplexers 70 and 72 causes these logic elements to be enabled whereby address signals can be conducted to the microcycle data bus 66. A low state on the line 85 also causes the output of the NAND gate 86 to go high which is presented to the enable input CD of the gate 5 logic element 74 causing the gate 74 to be disabled whereby the outputs of the logic gate 74 are forced to an off state.

The output of the NAND gate 82 is connected to an inverter 88 having an output line 90 connected to the select inputs S of the multiplexers 70 and 72. Thus, when the refresh multiplexer control signal  $\overline{RFSH}$  is low, the output of the NAND gate 82 is high. Consequently, the output of the inverter 88 is low. A low state presented at the selector input S causes address bits presented at the A inputs to be conducted to the multiplexer data bus. Thus when  $\overline{RFSH}$  is low, the low address, A0-A7, is conducted to the microcycle data bus for use in the refresh cycle.

The input lines 78 and 80 connect data chip 54 MC1 and MC0 outputs to the inputs of NAND gates 81 and 82, respectively. When the control signal RFSH is high, i.e., a refresh is not being done, the outputs of the NAND gates 81 and 82 are determined by the microcycler control signals MC1 and MC0, respectively, from the data chip 54. Thus, when the control signal MC1 is in a low state, the output line 85 is also in a low state which enables the multiplexer logic elements 70 and 72 and disables the gate logic element 74 as when the RFSH signal is low. Thus, either the low address or the high address will be conducted onto the microcycler data bus as determined by the control signal MC0. When the control signal 'MC0' is in a low state, the output line 90 is also low which causes the low address to be conducted onto the microcycler data bus. If MC0 is at a high state, the high address is conducted to the microcycler data bus.

Control signal MC1 (and RFSH) at a high state results in a high state at control line 85 which disables the multiplexers 70 and 72 and enables the gate 74. Thus, the data on the data bus 75 for bits D0-D7 from the CPU 56 will be gated onto the microcycler data bus MXD0-MXD7, or the data on the microcycler data bus will be gated onto the data bus of the CPU, depending upon the direction input DIR. The direction input DIR is connected by a line 92 to the output of the NAND gate 82. Thus, the state of the control signal MC0 (with RFSH high) determines the direction that the gate 74

will gate the data. For example, if MC0 is in a low state, the output of the NAND gate 82 will be high resulting in the contents of the data bus D0-D7 being gated onto the microcycler data bus; if MC0 is high, the contents of the microcycler data bus will be gated onto the data bus 5 D0-D7 to the CPU 56.

A power supply indicated generally at 93 supplies +15 v, +10 v, +5 and -5 v to the system. A clock circuit 94 comprising a 14.31818 MHz oscillator 96 and divider stages 98, provides a 7 MHz clock signal 7M, 10 and an inverted 7 MHz clock signal 7M, to the 7M and 7M inputs, respectively, of the data chip 54. A clock signal  $\Phi G$ , generated by the data chip 54 from the  $7\overline{M}$ and  $7\overline{M}$  clock signals, is outputted to a buffer 100 having output lines for clock signals  $\Phi$  and  $\overline{\Phi}$ . The clock signals 15  $\Phi 1$  and  $\overline{\Phi} 2$  are connected to the  $\Phi$  and  $\overline{\Phi}$  inputs of the address, data and I/O chips.

The CPU address bus 73 and data bus 75 are connected to the system ROM 48 having inputs A0-A12 and D0-D7 for the address and data bits, respectively. 20 The address bus 73 and data bus 75 are also connected to the cassette ROM 24 (not shown) and the extension plug 77 (for expanding the system).

The system ROM chip 48 has a chip select input  $\overline{CS}$ connected to the output of the chip select logic indi- 25 cated at 79a and b with the cassette ROM chip select input CCS also connected to the output of the chip select logic 79a and b. The outputs of the logic 79a and b are functions of the CPU control signals MEMORY REQUEST ( $\overline{MREQ}$ ) and READ ( $\overline{RD}$ ), the address bits 30 A13-A15 and the memory disable signals SYSEN, CASEN, AND BUZOFF from the extender plug 77.

## DATA CHIP

QUEST, INPUT/OUTPUT REQUEST, READ, and MACHINE CYCLE 1 are operatively connected to the data chip inputs MREQ, IORQ, RD, and MI, respectively, from the CPU 56. Two more control lines carrying control signals generated by the address chip 56 are 40 connected to the data chip inputs LTCHDO, and WRCTL, respectively. The data chip had a VDD input connected to a +5 volts source, a VGG input connected to a +10 volt source, and a DVSS input connected to ground. Two more inputs SERIAL 0 and 45 SERIAL 1 are grounded since they are used in the high resolution mode.

The data chip 54 has a plurality of outputs including the memory data inputs and outputs MD0-MD7, connected by a memory data bus 102 to the display RAM 50 42. The data chip input/output MD0 is operatively connected to the data input, D1, and data output D0, ports of the RAM chip 104a, with other memory data input/outputs, MD1-MD7 of the data chip similarly connected to seven RAM chips 104b-h. The data chip 55 also has analog video outputs R-Y, B-Y, VIDEO and +2.5 volts reference operatively connected to the RF modulator 58 (not shown). The data chip has clock signal outputs, VERTICAL DRIVE (VERT. DR.) and HORIZONTAL DRIVE (HORZ. DR.), con- 60 nected to the address chip 56. Finally, the data chip has control signal outputs MC0 and MC1 connected to the microcycler (as noted before) and an output DATEN used to generate the write enable signal,  $\overline{WE}$ , for the RAM chips.

A schematic block diagram of the data chip 54 is shown in FIGS. 11A-11F. The microcycle generator 106 of FIG. 11A generates the microcycle control sig-

nals MC0 and MC1 from the CPU control signals IORQ, MREQ, RD, and MI. Also generated are microcycle decoder control signals LOAD LOW (LDL1) and LOAD HIGH (LDH1) for loading the low and high address bits respectively.

A more detailed schematic diagram of the data chip is shown in FIGS. 13A-EE with a composite diagram of these figures shown in FIG. 14. The microcycle generator has an input line 108 for the MREQ control signal and an input line 110 for the IORQ control signal, both of which are connected to the inputs of a NAND gate 112 whose output is connected by an inverter 114 to the inputs of a pair of NOR gates 116 and 118. The microcycle generator has an input line 120 for the CPU control signal  $\overline{RD}$  which is connected to the other input of the NOR gate 116. The output of the NOR gate 116 is connected by an inverter 122 to the input of an AND gate 124.

The output of the NOR gate 118 is connected to the input of a NOR gate 126 whose output is connected to the input of a NOR gate 128 with the output of the AND gate 124 connected to the other input of the NOR gate 128. The output of the NOR gate 128 is connected by a gating transistor 130 which acts as a delay to the input of a NOR gate 132. The gate of the transistor 130 is connected to the clock signal line  $\Phi 2$ .  $\Phi 2$  is the complement of the clock signal  $\overline{\Phi}$  and a clock signal  $\Phi \mathbf{1}$  is  $\Phi$ uncomplemented.

The output of the NOR gate 132 is connected by a gating transistor 134 (which also acts as a delay) to an inverter 136 having an output line 138. The gate of the "delay" transistor 134 is connected to the clock signal Φ1.

The output line 138 is connected to the inputs of the The CPU control signal lines MEMORY RE- 35 AND gate 124 and the NOR gate 126 and is also connected by a delay transistor 140 to the input of a NOR gate 142. The gate of the transistor 140 is connected to the clock signal  $7\overline{M}$ . The output of the NOR gate 142 is connected by a delay transistor 144 to an inverter 147 having an output line 148. The gate of the transistor 144 is connected to the 7M clock signal.

> The output line 148 of the inverter 146 is connected to an input of a NOR gate 150 whose output is connected to an inverter 152. A transistor 154 is connected to the voltage source VDD and to ground by a transistor 156. The gate of the transistor 154 is connected to the output of the inverter 152 and the gate of the transistor 156 is connected to the output of the NOR gate 150. The junction of the transistors 154 and 156 at the line 80 carries the microcycle control signal MC0.

> The MREQ and IORQ input lines, 108 and 110, are connected to the input AND gate 160 whose output is connected to a NOR gate 162. The output line 138 of the inverter 136 is also connected to the input of a NOR gate 164 whose output is connected to the input of the NOR gate 162. The output of the NOR gate 162 is connected by a delay transistor 166 to a NOR gate 168. The gate of the transistor 166 is connected to the  $\Phi 2$ clock signal. The output of the NOR gate 168 is connected by a delay transistor 170 to an inverter 172 having an output line 174. The gate of the transistor 170 is connected to the  $\Phi 1$  clock signal.

The output line 174 is connected to an input of the AND gate 160 and inputs of the NOR gates 118 and 164 65 and is also connected by a delay transistor 176 to a NOR gate 178. The gate of the transistor 176 is connected to the 7M clock signal. The output of the NOR gate 178 is connected by a delay transistor 180 to an inverter 82 having an output line 188. The gate of the transistor 180 is connected to the clock signal 7M.

The output line 188 of the inverter 182 is connected to a NOR gate 190 whose output is connected to an inverter 192. A gating transistor 194 is connected to the voltage source VDD and to a transistor 196 which is connected to ground. The output of the inverter 192 is connected to the gate of the transistor 194 and the output of the NOR gate 190 is connected to the gate of the transistor 196. The junction of the transistors 194 and 10 FIG. 12A. 196 at the line 78 carries the microcycle control signal MC1 as fu the ger MC0 and M MREQ, IC and 7M, ar operations MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu  $\Phi 1$  and 7M transistor 196. The junction of the transistors 194 and MC1 as fu the clock s

The state of the control signal MC1 is the same as the output of inverter 192 since a high state (logical 1) output of the inverter 192 will turn on the transistor 194 15 causing the MC1 line 78 to also go high. Similarly, a high output from the NOR gate 190 (when inverter 192 is at a low state) causes the transistor 196 to turn on which causes the MC1 control signal line 78 to also go low. The state of the MC0 control line 80 is similarly the 20 same as the state of the inverter 152.

The microcycle generator has another input 200 for the CPU control signal  $\overline{M1}$  which is connected to the input of a NOR gate 202 having another input connected to the input line 110 for the CPU control signal 25 IORQ. The output of the NOR gate 202 is connected to the inputs of the NOR gates 168, 132, 178, 142, 190 and 150.

The M1 CPU control signal is active when low (logical 0) and indicates that the current machine cycle is an 30 operation code fetch cycle of an instruction execution. Thus, the M1 control signal is normally high (logical 1) whenever the CPU is accessing a peripheral device such as a video processor. Hence, the NOR gate 202 having a logical 1 presented at the input will output a 35 logical 0. This logical 0 is presented at the inputs of the NOR gates 132, 168, 142, 178, 150 and 190 resulting in these NOR gates operating as inverters whenever the M1 control signal is high.

Similarly, whenever MI goes low indicating that the 40 current machine cycle is the fetch cycle of an instruction execution, IORQ will normally be high with the same effect upon the above-mentioned NOR gates with an exception. IORQ and MI will both go low during an "interrupt acknowledge" cycle. With these two control 45 signals both at a low state, the NOR gate 202 will output a high state causing the NOR gate 150 to produce a low state forcing the control signal MC0 to a high state or 1. In a similar fashion, the output of the NOR gate 190 is forced to a low state which also forces the control sig- 50 nal MC1 to a high state.

Referring back to the microcycle modes set out in Table I, it is seen that where MC0 and MC1 are both a logical 1, the microcycler will gate data from the microcycler data bus to the CPU data bus. This data was 55 placed on the microcycler data bus by the peripheral device initiating the interrupt and will be used by the CPU in its response to the interrupt signal.

The "MEMORY REQUEST" control signal, MREQ, is active when low and indicates that the ad-60 dress bus of the CPU holds a valid address for a memory read or a memory write operation. The "INPUT-/OUTPUT REQUEST" control signal IORQ, is also active when low and indicates that the lower half of the address bus holds a valid I/O address for a I/O read or 65 write operation. The read control signal, RD, is active when low and indicates that the CPU wishes to read data from the memory or an I/O device. When high, **RD** indicates the CPU wishes to write data to memory or an I/O device.

The generation of the microcycler control signals MC0 and MC1 as a function of the CPU control signals, MREQ, IORQ, and RD together with clock signals  $\Phi 1$  and 7M, are illustrated for a plurality of read and write operations in FIGS. 12A-G. An example of MC0 and MC1 as functions of MREQ RD, and the clock signals  $\Phi 1$  and 7M, is shown for a memory write operation in FIG. 12A.

A clock state, <u>T</u>, is defined by one complete period of the clock signal  $\overline{\Phi}$ . At the beginning of the initial clock state T1, the CPU control signals MREQ RD are at the same state as the previous clock state which is a high state with the microcycler control signals MC0 and MC1 also at the same state as the previous clock state which is a low state. During T1, after the clock signal  $\phi$ goes low, MREQ goes low which indicates that the CPU address bus holds a valid address for the memory write operation.

Referring to FIG. 13, the NAND gate 112 has the control signals MREQ and IORQ presented at its inputs which are both inactive or a logical 1 at the beginning of T1. When MREQ goes low, the output of the NAND gate 112 goes high which is inverted by the inverter 114 presenting a low state to one input of the NOR gate 118 and to one input of the NOR gate 116. The other input of the NOR gate 118 is connected by the line 174 to the output of the inverter 172.

Since  $\overline{M1}$  is at a high state, the NOR gates 142, 178, 150 and 190 function as inverters. Thus the output of the inverter 172 at line 174 is at the same state as the previous MC1 state since there are an even number of "inverters" between the line 174 and the gate of the output transistor 194 (except insofar as the 7M and  $\overline{7M}$  delay transistors 176 and 180 delay any change in MC1 resulting from a change in the output of the inverter 172 of line 174).

Thus since MC1 is at a low state, the line 174 connected to the input of the NOR gate 118 is at a low state with the other input of the NOR gate 118 at a low state, as noted before. This produces a high state at the output of NOR gate 118 which results in a low state at the output of the NOR gate 126.

The control signal  $\overline{RD}$  is at a high state indicating a write operation which causes the NOR gate 116 to output a low state which is inverted by the inverter 122 to produce a high state. The line 138 is at the same state (except for a delay) as the previous MC0 state (in a manner similar to that for the line 174) which causes the output of the AND gate 124 to be low. The NOR gate 128 thus has a low state presented at both of its inputs which results in a high state produced at its output.

This output is conducted when the clock signal  $\Phi 2$ goes high and is inverted by the NOR gate 132. The transistor 134 conducts this output when the clock signal  $\phi 1$  goes high resulting in the output of the inverter 136 going high. Thus the output of the inverter 136 assumes the same state as the NOR gate 128 on the positive edge 200 (i.e., going from a low state to a high state) of the clock signal  $\Phi$  (FIG. 12A).

The high state at the output of the inverter 136 is conducted by the transistor 140 when the clock signal 7M goes high which is inverted by the NOR gate 142 and conducted by the transistor 144 when the clock signal 7M goes high. The logical 0 is then inverted by the inverter 146, NOR gate 150, and inverter 152 to produce a high state at the output of the inverter 152

5

which turns on the transistor 154 to produce the high state at the line 86 which is the MC0 control signal line. Referring back to FIG. 12A, it is seen that the control signal MC0 goes to a high state on the positive edge 202 of the clock signal 7M which follows the positive edge 5 200 of the clock signal  $\Phi$  occurring after the CPU control signal MREQ goes low.

When MC0 changes from a low state to a high state, the contents of the microcycle data bus changes from the low address, A0-A7, to the high address, A8-A15. 10 Thus the 16 address bits from the CPU are transmitted to the video processor and I/O chip in 2 eight-bit groups or slices.

The output of the inverter 136 rising to a high state causes the NOR gate 164 having an input connected to 15 the output line 138 of the inverter 136 to fall to a low state. The output of the AND gate 160 is also low since MREQ is low causing the output of the NOR gate 162 to go high. This high output appears at the output of the inverter 172 at the line 174 on the positive edge 204 20 (FIG. 12A) of the clock signal  $\Phi$  marking the start of the clock state Tw.

The high state then appears at the gate of the transistor 194 on the positive edge 206 of the clock signal 7M (FIG. 12A) causing the control signal MC1 to rise to a 25 logical 1. The RD signal is at a high state (indicating a write operation) which causes the NOR gate 116 to output a "zero" which is inverted by the inverter 122. The output of the inverter 136, which is at a high state, is returned to the AND gate 124 causing the AND gate 30 to output a "one" which causes the NOR gate 128 to output a "zero". This low state appears at the output of the inverter 136 on the positive edge 204 of the clock signal  $\Phi$  (FIG. 12A). The low state then appears at the MC0 control signal line 80 on the positive edge 206 of 35 the 7M clock signal (FIG. 12A).

With MC0 at a low state and MC1 at a high state, the contents of the CPU data bus are gated onto the microcycle data bus. Thus data placed on the CPU data bus is transmitted to the peripheral devices on the microcycle 40 data bus.

During clock state T3, MREQ returns to a high state. Since MREQ as well as the output of the inverter 172 at line 174 and IORQ are at a high state, the output of the AND gate 160 is high which causes the output of the 45 NOR gate 162 to go low. This low output appears at the line 172 on the positive edge 208 of the  $\Phi 1$  clock signal at clock state T1. The low state at line 172 appears at the gate of the output transistor 194 (with a high state at the gate of the transistor 196) at the positive edge 210 of the 50 clock signal 7M causing the microcycle control signal MC1 to go low. The microcycler is now ready to transmit the low address of the next address presented at its inputs. The relationship of the microcycler control signals MC0 and MC1 to the CPU control signals and 55 system clock signals  $\Phi$  and 7M is shown for a variety of other read and write operations in FIGS. 12B-G.

The microcycler further comprises a NOR gate 201 having inputs connected to outputs of the inverters 146 and 182 and to the clock signal  $\Phi 1$ . A NOR gate 203 60 also has inputs connected to the output of the inverter 182, to the output of the inverter 146 by an inverter 205, and to the clock signal input  $\Phi$ . An output line 226 of the NOR gate 201 carries the microcycle decoder control signal LDL1 which is a logical 1 when the outputs 65 of the inverters 146 and 182 are a logical 0 (corresponding to both MCO and MC1 a logical 0), together with  $\Phi 1$  a logical 0. An output line 228 of the NOR gate 203

carries the signal LDL1 which is a logical 1 when MC0 is a logical 1, MC1 a logical 0 and  $\Phi$ 1 a logical 0.

Each of the address, data, and I/O chips has a plurality of registers. Each of these registers is individually addressable by the CPU for inputting or outputting data contained in the register.

The data chip is shown in FIG. 11B to the microcycle decoder 212 which assembles 11 address bits A0-A10 from the low address bits, A0-A7, and high address bits, A8-A15, transmitted from the microcycle data bus. The microcycle decoder 212 has an eight bit input line connected to all the bits of an eight-bit data chip data bus 66a and a three-bit input line connected to the lower 3 bits of the data bus 66a. The microcycle data bus 66 is connected to the data bus 66a by a tristate buffer 273 (FIG. 11C). (Other buffers shown in the more detailed schematic FIG. 13 are omitted from the FIGS. 11A-F for clarity).

The microcycle generator 106 (FIG. 11A) generates control signals LDL1 and LDH1 to signal that the microcycle data bus contains the low address bits or the high address bits, respectively. The microcycle decoder 212 is operatively connected to the microcycle generator to input these control signals such that the decoder latches up the low address bits from the eight bit input lines when LDL1 is high and subsequently the high address bits A8-A10 on the three bit input line when the control signal LDH1 is a high. The 11 bits latched in the microcycle decoder are utilized to address the registers on the data chip. The microcycle decoder has an 11 bit output bus A0-A10 which is connected to an address decoder 214 which decodes the address bits to activate one of a plurality of register select lines 216-222. Register select line 216 actually represents eight register select lines for eight different "color" registers 224.

In addition to the proper address, the register select lines 216-221 require the concurrence of a data chip generated control signal, OUTPUT, in order to be activated. The eight color register select lines 216 further require a CPU generated control signal IORQ. The register select line 222 requires the concurrence of another data chip generated control signal INPUT, to be activated. The INPUT and OUTPUT signals are functions of Z-80 CPU control signals including MREQ, IORQ, RD and M1 and are generated to compensate for any delay caused by the microcycler.

The register select lines 216-221 are operatively connected to eight color registers 0-7, an "expand" register, "function generator" register, "vertical blank" register, "horizontal color boundary" and "background color" register and "low/high resolution mode" register, respectively. The line 222 is operatively connected to a multiplexer, which when activated causes the multiplexer to select the output of an "intercept" register. In this manner, the CPU may select any particular register of the data chip by transmitting an address corresponding to the register which is transmitted in two groups, the low and high addresses, by the microcycler to the microcycle decoder which reassembles the address bits into address bits A0-A10. These bits are then decoded and the corresponding register select line is activated which enables the addressed register to input or output data to the CPU via the microcycle data bus.

The microcycle decoder 212 and address decoder 214 are shown in greater detail in FIG. 13. The microcycle decoder 212 comprises an 11-bit latch with the eight least significant bits A0-A7 each having an input connected to the D0-D7 lines, respectively, of the data bus

66a. Each of the A0-A7 bits of the latch also have an input connected to the LDL1 control signal line 226 and an input connected the line 226 through an inverter 227. The most significant bits A8-A10 each have an input connected to the D0-D2 lines, respectively, of the 5 data bus 66a and each has an input connected to the LDH1 control signal input line 228 directly, and an input connected to the line 228 through an inverter 229.

The A0 bit has output lines A0 and its complement  $\overline{A0}$  with the A1 bit having outputs A1,  $\overline{A1}$ , etc. all 10 connected to the address decoder 214.

An example of a bit circuit of the latch of the microcycle decoder is shown in FIG. 13. The input of the A0 bit circuit of the latch is connected to a gating transistor 230 whose gate is connected to the LDL1 control signal 15 line 226. The 1 input is also connected to the D0 line of the data bus 66a which carries (among others) address bits A0 and A8. Transistor 230 is connected to an inverter 232 whose output is the  $\overline{A0}$  output line of the A0 output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.

The bit on the D0 line of the data bus 66a is presented to the input of the transistor 230 which is gated by the LDL1 control signal when the D0 line carries the address bit A0. The inverter 232 inverts the address bit A0 and outputs the bit as address bit  $\overline{A0}$ . The output of the 30 inverter 232 is inverted by inverter 234 whose output is the address bit A0. The bit A0 is stored in the A0 bit of the latch in this manner.

The address decoder is shown in FIG. 13 to comprise a programmed logic array (PLA) having a plurality of 35 input lines A0-A10 and A0-A10 connected to the corresponding output lines of the microcycle decoder 212. A plurality of output lines 217-222 and 238-253 are selectively coupled to the PLA input lines by a plurality of pull-down transistors, each of which is represented 40 by a small circle 254.

An example of these pull-down transistors, the transistor coupling the input line A10 to the output line 238 is shown in greater detail in FIG. 16. If the address bit A10 equals 1, i.e., a high state, the A10 address line will 45 select color register 0. There is an extra address for each cause the pull-down transistor 254 to turn on which "pulls down" the output line 238 to ground.

Each output line 217-222 and 238-253 is connected to the voltage source VDD by a pull-up transistor 260 referring back to FIG. 13. A logical 1 on any address bit 50 input line coupled to an output line will cause that output line to be grounded which is a low state or logical O.

The input lines of the PLA are selectively coupled to the output lines by the pull-down transistors 254 such 55 that a particular output line will produce a logical 1 only when a predetermined address consisting of a predetermined combination of 1's and 0's are presented on the address input lines A0-A10 and A0-A10.

The output lines 217-221 are coupled to the OUT- 60 PUT control signal line 262 by pull-down transistors

264 so that in addition to the proper address, the OUT-PUT control signal must be low in order for one of these control lines to output a logical 1. For example, if the address bits A7, A6, A5, A4, A3, A2, A1 and A0 (A7 being the most significant) have the values 0, 0, 0, 1, 1, 0, 0 and 1, respectively, the control line 217 will be a logical 1, if the OUTPUT control signal is also low. Since the PLA output line 217 is the "expand" register select line, the expand register will be selected if the address bits A7-A0 have the value 00011001 or 19H. Thus 19H is the hexadecimal address of the expand register. If any of the address bits A7-A0 are different from the values just listed, the expand register will not be selected. For example, if the address bit A7 is a 1 instead of a 0, the pull-down transistor 254 associated with the A7 input line and the PLA output line 217 will be turned on which pulls the output line 217 to a logical Ð.

The output line 222 has an associated address 8H and, latch which is also connected to an inverter 234 whose 20 as seen in FIG. 11B, is the "intercept" register select line. The intercept register select line 222 is coupled to an **INPUT** control signal line **266** by a pull-down transistor 268 so that in addition to the address 8H, the INPUT control signal must be low in order for the 25 register select line 222 to be at a logical 1 state which will select the intercept register.

> The output lines 238 and 239 are connected to the input of a NOR gate 270 whose output is connected to a NOR gate 272. The other inputs of the NOR gate 272 are the control signal line 262 and a IORQ control signal line 270. Thus, either of two hexadecimal addresses. BH or OH, will cause the output of the NOR gate 270 to go low which will cause the output of the inverter 272 to go high if the control signal OUTPUT and the control signal IORQ are both low.

> The output lines 240 and 241, 242 and 243, etc. are also connected to a plurality of NOR gates 271 which are connected to a plurality of NOR gates 272 which also have inputs connected to the OUTPUT control signal line 262 an IORQ control signal line 270. The output lines 216 of the NOR gates 272 are the register select lines for the color registers 224, as seen in FIG. 11B.

> Thus, either the hexadecimal address 8H or BH will color register to accommodate a color block transfer operation which will be described in more detail later.

Thus, the CPU may address or select a particular register in order to input or output data from or to that register by transmitting the register's associated address together with the proper CPU control signals. The microcycler transmits this address in two groups, the low and high addresses, which are then reassembled by the microcycler decoder 212. The address latched in the microcycler decoder is decoded by the address decoder 214 which activates a register select line. The register select line enables the associated register to input from or output data to the microcycle data bus. The hexadecimal addresses for the input and output ports or registers for the Address, Data and I/O chips are set forth in Table II below:

TARLE H

-		ADLE II	
OUTPU	Г	INPUT	
PORTS	_	PORTS	
PORT		PORT	
ADDRES	S FUNCTION	ADDRESS	FUNCTION
ФН	Color Register Φ	8H	Intercept Feedback

TABLE II-continued

19

TABLE II-continued			
OUTPUT PORTS		INPUT PORTS	
		PORT	
PORT	FUNCTION		FUNCTION
ADDRESS	Тенспы	ADDRESS	
			Multiplexer
1H	Color Register 1	P11	Martinal Easthach
		EH	Vertical Feedback Register
2H	Color Register 2	FH	Horizontal Feedback
3H	Color Register 3	ГП	Register
4H	Color Register 4		Register
411	Color Register 4	1 <b>Φ</b> Η	Player 1 Handle
5H	Color Register 5	1411	Theyes T Manufe
511	Color Register 5	11H	Player 2 Handle
6H	Color Register 6		
7H	Color Register 7	12 <b>H</b>	Player 3 Handle
8H	Low/High Resolution	13 <b>H</b>	Player 4 Handle
	Register		-
	e	14H	Keypad Column Φ
9 <b>H</b>	Horizontal Color		(right)
	Boundary Register		
	Background Color	15H	Keypad Column 1
	Register		
		16H	Keypad Column 2
AH	Vertical Blank		
	Register	17 <b>H</b>	Keypad Column 3 (left)
BH	Color Block Transfer		
СН	Function Generator		
	Register		
DH	Interrupt Feedback		
	Register		
EH	Interrupt Enable and		
	Mode Register		
FH	Interrupt Line Register		
ነ <b>ΦΗ</b> 11Η	Master Oscillator Register Tone A Frequency Register		
11H 12H	Tone B Frequency Register		
12H	Tone C Frequency Register		
1311 14H	Vibrato Register		
15H	Tone C Volume, Noise Modulation		
1711	and MUX registers		
16H	Tone A Volume and Tone B		
	Volume Registers		
17 <b>H</b>	Noise Volume Register		
18H	Sound Block Transfer		
19 <b>H</b>	Expand Register		

The functional generator of the video processor can perform a variety of functions or modifications to the pixel data as the data is written to the display RAM by 45 the CPU from the system or cassette ROM. The function generator is enabled when the address of the data is less then 4,000H (address bit A14 equal to 0). The function generator is contained on the data chip 54 and is shown in FIG. 11C to comprise a 7-bit function genera- 50 tor register 274 which is connected to the data bus 66a by a 7-bit input line 276. The data chip data bus 66a is operatively connected to the microcycler data bus 66 by the tri-state buffer 273 shown in FIG. 13 to comprise 8 units 273a-h. (Buffer unit 273a, typical of the units 55 273a-h, is shown in greater detail in FIG. 17). The output 1 of each unit is connected to the data bus 66a by a buffer 611 (logically similar to that shown in FIG. 18).

The data contents of the register 274 determine how the pixel data is to be modified. The CPU 46 (FIG. 2) 60 may output data to the register 274 by transmitting the address CH to the microcycle decoder 212 and address decoder 214 of FIG. 11B which activates the function generator register select line 218. When the register select line 218 is activated, the function generator regis-65 ter 274 is enabled to input (or latch up) the 7 bits of data transmitted by the CPU. The bits of the data contained within the function generator register 274 relate to dif-

ferent modifications of the pixel data as shown below in Table III:

		TABLE III
Bit	0	Least Significant Bit of Shift Amount
	l	Most Significant Bit of Shift Amount
	2	Rotate
	3	Expand
	4	OR
	5	Exclusive-OR
	6	Flop

The order in which the functions are performed is as follows: expansion is done first; rotating or shifting; flopping; and logical-OR or exclusive-OR. The video processor performs the modifications in response to the data stored in the function generator register. A logical 0 or 1 in the bits 2-6 determine whether or not the corresponding function is performed. Bits 0 or 1 of the function generator register determine the amount, if any, of the shift. As many as four of these functions can be used at any one time and any function can be omitted. However, rotate and shift as well as logical-OR and exclusive-OR cannot be done at the same time.

The expand function expands the 8 bits contained on the microcycle data bus **66** four bits at a time into 16 bits. It expands a 0 on the microcycle data bus into one 2-bit pixel and a 1 into another 2-bit pixel. Thus, twocolor patterns can be stored in the system or cassette ROM in half the memory space.

The expand function is performed by an expander indicated generally at 278. During each write operation 5 to the display memory using the expander 278, either the upper half (D4-D7) or the lower half (D0-D3) of the data bus 66a is expanded but the expand function may be bypassed, as will be more fully explained below. The half that is expanded is determined by an expand 10 flip-flop 282 having a reset input connected to the function generator register select line 218 and an output connected to a multiplexer 282. The flip-flop 280 is reset by an output to the function generator register 274 and is toggled after each write operation to the display 15 RAM in which the function generator is utilized. The multiplexer 282 is responsive to the flip-flop to select either the upper half, or lower half, of the bits contained on the data bus 66a and output the selected bits on a 4-bit multiplexer data bus 284 for expansion. The upper 20 half of the data bus 66a is expanded when the flip-flop 280 is at a low or zero state, and the lower half is expanded when the flip-flop toggles to the high state.

A 4-bit "expand" register 286 having a 4-bit output line 288 determines the pixel values into which the data 25 contained on the multiplexer data bus 284 can be expanded. A 0 on the multiplexer data bus will be expanded by an expand decoder 290 connected to the expand register output bus 288 and multiplexer output bus 284 into the pixel value determined by bits 0 to 1 of 30 the expand register 286. A 1 on the multiplexer data bus will be expanded into the pixel value determined by bits 2 and 3 of the expand register 286. Thus, the pixel data on the multiplexer data bus is encoded at the first level to identify either the 0 and 1 or 2 and 3 bits of the ex- 35 pand register. In this manner, the data from the computer is decoded into pixel data encoded at the second level, i.e., the pixel data stored in the expand register, which is transmitted when the particular bits of the expand register are selected and identified. The second 40 level pixel data is stored in the display RAM after other modifications, if any, are performed. The pixel data stored in the RAM, when read, is utilized together with the left/right bit to select a color register to generate the pixels of the display as explained hereinbefore.

The expand register 286 has an address 19H at which the CPU may access the expand register in order to change the contents. The address 19H (together with an OUTPUT signal) transmitted to the address decoder 214 (FIG. 11B) causes the expand register select line 50 217 to be activated which enables the expand register 286 to receive data on the data bus 66a. In this manner, the pixel data values into which data is expanded may be changed.

The expander 278 is shown in greater detail in FIG. 55 13. The expand flip-flop 280 has a reset input R connected to the function generator register select line 218 so that the flip-flop is reset with each output of data to the function generator register 274. The flip-flop has a clock input C connected to a clock input line 292 and a 60 clock input  $\overline{C}$  also connected to the clock signal input line 292 through an inverter 294. (The line 292 carries a clock signal, SHIFT, which will be more fully explained hereinafter.)

An output  $\overline{\mathbf{Q}}$  is connected to a D input of the flip-flop 65 280 so that the flip-flop toggles with each clock signal which occurs with each write to the display RAM. The output  $\overline{Q}$  is also connected by a line **296** to the gates of

four transistor switches 298a-d of the multiplexer 282. An output Q of the flip-flop is connected by a line 300 to the gates of four transistor switches 302a-d. (The flip-flop 280 is shown in greater detail in FIG. 19).

The inputs of the transistor switches 298a-d are connected to the four most significant bits (the upper half) of the data bus 66a with the transistor switches 302a-d connected to the four least significant bits (the lower half) of the data bus 66a. If the state of the expand flipflop 280 is a logical 1, the transistor switches 302a-dwill conduct the lower half of the data bus 66a to the expander. Otherwise, a logical 0 will cause the transistor switches 298a-298d of the multiplexer 282 to conduct the upper half of the data bus 66a.

The output of the transistor switches 302d and 298d are connected by an inverter 304 to the gates of a pair of transistor switches 306a and 306b of the expander decoder indicated generally at 290. The output of the inverter 304 is also connected by an inverter 308 to the gates of a pair of transistor switches 310a and 310b.

A line 312a is connected to grond by a transistor 314 whose gate is connected to the output of bit 0 of the expand register 286. (The logic design of each bit of the expand register is similar to that of the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The line 312*a* is connected to the voltage source VDD by the transistor 306a and a pull-up transistor 316.

If the state of bit 0 of the expand register 286 is a logical 1, the transistor 314 is turned on which pulls the line 312 to ground or logical 0, otherwise it is a logical 1. Thus the contents of bit 0 of the expand register controls the logic state of the line 312 wherein the logic state of the line 312 is the complement of bit 0 of the expand register 286. In a similar manner, the logic state of a line 312b connected to the transistor switch 306b is the complement of the value of bit 1 of the expand register 286.

Also the logic state of a pair of lines 318a and 318b are the complements of the bits 2 and 3, respectively, of expand register 286. The lines 318a and 318b are connected to the transistor switches 310a and 310b, respectively.

If the input of the inverter 304 (either bit 0 or bit 4 of data bus 66a, depending upon flip-flop 280) is a logical 45 0, the transistors 306a and 306b ae turned on, which selects the lines 312a and 312b which contain the complemented values of bits 0 and 1 of the expand register. On the other hand, if the input of the inverter 304 is a 1, the transistors 310a and b are turned on which selects the lines 318a and 318b containing the complemented values of the bits 2 and 3. The transistors 306a and 310a are connected to a common output line referred to as expand data bit 0 or EDB0. Similarly, the transistors 306b and 310b are connected to output line EDB1; thus a bit from the multiplexer 280 at inverter 304 is expanded into the logic states of lines ED0 and ED1, or simply bits ED0 an ED1. A 0 is expanded into bits ED0 and ED1 which are defined by the complement of bits 0 and 1 of the expand register and a 1 is expanded into bits ED0 and ED1 defined by the complement of bits 2 and 3 of the expand register 386.

In a similar manner, the remaining bits of the lower half of the data bus 66a, (or remaining bits of the upper half if the upper half of the microcycler data bus is selected by the multiplexer 282) are expanded into the expand data bits ED2 and ED3, ED4 and ED5, and ED6 and ED7 which are also defined by the complement of either bits 0 and 1 or 2 and 3 of the expand

register. For example, if the expand register bits 0 and 1 contain the values 1 and 0, respectively, the expand register bits 2 and 3 contain the values 0 and 0, respectively, and the half of the microcycler data bus being expanded has the values 0, 1, 1 and 0. These values will 5 be expanded into the pixel values 01, 00, 00 and 01, respectively.

A pixel is generally represented by 2 bits so that a byte of pixel data having 8 pixel data bits or PDB7-PDB0, represents four pixels with the first pixel 10 represented by pixel data bits PDB0 and PDB1, the second pixel by PDB2 and PDB1, etc. The pixel data bit PDB6 will be referred to as the low bit of the first pixel with PDB7 as the high bit. Similarly, the second pixel has low and high bits PDB4 and PDB5, etc. 15

-The functions shift, rotate, and flop can be thought of as operating on pixels as a whole rather than as individual bits. Accordingly, there is provided a shifter, rotator, and flopper for both of the two bits of data representing pixels. Thus, referring to FIG. 11C, there are 20 provided shifter circuits 320a and b, rotator circuits 322a and b, and flopper circuits 324a and b, for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) and the high bits (PDB7, PDB5, PDB3 and PDB1), respectively, of a byte of pixel data. 25

The expand function, as with all the other functions, may be bypassed. Accordingly, the expand decoder 290 has a 4-bit output line 326*a* for the low pixel data bits connected to inputs of a 2-to-1 multiplexer 328*a* and a four-bit output line 326*b* for the high pixel data bits 30 connected to inputs of a 2-to-1 multiplexer 328*b*. The other four inputs of the multiplexer 328*a* are connected to the low bits (D6, D4, D2 and D0) of the data bus 66*a* by a 4-bit input line 330*a* with the other 4 inputs of the multiplexer 328*b* connected to the high bits D7, D5, D3 35 and D1 by a line 330*b*.

The output of the function generator register 274 is connected by a 7 bit output line 332 to a latch 334 having a control input line for address bit  $\overline{A14}$  connected to the address bus 75 of the CPU. When address bit  $\overline{A14}$  is 40 low, the contents of the function generator register are gated through the latch 334. The output of the latch 334 corresponding to bit 3 of the function generator register is connected to the select inputs of the multiplexers 328*a* and 328*b* by a line 336. Thus, bit 3 of the function gener-45 ator register controls the multiplexers 328*a* and 328*b*.

If bit 3 is a 0, for example, the multiplexer 328a will conduct the low bits of pixel data from the expand decoder 290 but if bit 3 is a 1, the multiplexer 328a will conduct the low bits of pixel data from the data bus 66a. 50 The multiplexer 328b operates in a similar manner for the high bits of pixel data. In this manner, the expand function may be bypassed by placing a 1 in bit 3 of the function generator register.

The output of the multiplexer **328***a* is connected to 55 the inputs of the shifter **320***a* and to the inputs of the rotator **322***a* with the output of the multiplexer **328***b* connected to the inputs of the shifter **320***b* and rotator **322***b*. As noted before, the shift and rotate functions are not performed at the same time. Bits **0** and **1** of the 60 function generator register **274** control the amount of shift, if any, performed by the shifters **320***a* and *b*. The outputs of latch **334** corresponding to the bits **0** and **1** are connected to the shifter **320***a* and **320***b* by a 2 bit line **338**. 65

Bit 2 of the function generator register controls whether a rotate is performed and its corresponding latch output is connected to rotators 322a and 322b by

a line 340. The output of the shifter 320a and the rotator 322a are connected to the inputs of the flopper 324a with the output of rotator 322b and shifter 320b connected to the input of flopper 324b. The output of the latch 334 corresponding to bit 6 of the expand register 274 is connected to the floppers 324a and d by a line 342 and controls whether a flop function is performed.

The function generator register 274 is shown in FIG. 13 to comprise a 7-bit register having 7 inputs connected to the D6-D0 bits of the data bus 66a. (The logic design of each bit of the register 274 is also similar to the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The latch 334 comprises NOR gates 334a-geach having an input connected to the address bit line A14 and an input connected to an output of bits 6-0, respectively, of the function generator 274. The function generator register select line 218 is connected by a buffer 385, and by an inverter 346, to the function generator register 274.

The multiplexer 328b, rotator 322b, shifter 320b and flopper 324b for the high pixel data bits are constructed and operate in a manner similar to the multiplexer 328a, rotator 322a, shifter 320a and flopper 324a, for the low pixel data bits. Therefore, only those modifiers for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) will be described in detail. The high and low pixel data bits are modified at the same time and reassembled before being written to the display RAM.

The output of the NOR gate 334d (corresponding to bit 3 of the function generator register) is connected by line 336 to the select input A of the 4 units 328a0, 328a2, 328a4 and 328a6 of the multiplexer 328a. The line 336 is also connected to the select input B of each multiplexer unit by an inverter 348.

One such multiplexer unit, 328a0, is shown in greater detail in FIG. 20. The multiplexer unit 328a0 has an input 1A, connected to the unexpanded MDO bit of the data bus 66a and an input, 1B, connected to the bit ED0 of the expand data bus 326a. The ED0 input is connected to a D type flip-flop shown generally at 349 having outputs 4 and 5, by a transistor switch 350 having a gate connected to the line 336 (not shown). The MD0 input is connected to the D flip-flop 348 by a transistor switch 351 whose gate is connected to the line 336 through the inverter 348 (also not shown). Thus if the line 336 is logical 1 (which is controlled by bit 3 of the function generator register when the address bit A14 is a logical 0), the ED0 bit from the expander is conducted to the D flip-flop. The output of this D flipflop defines pixel data bit PDB0. The output of the eight flip-flops of the multiplexer **328***a* and *b* for the low and high pixel data bits, respectively, together define PDB7-PDB0. Thus if the line 336 is logical 1, the pixel data bits PDB7-PDB0 will be determined by expand bits ED7-ED0. But if the line 336 is a 0, the unexpanded bit from the data bus 66a is conducted to the D flip-flop and PDB0 is defined by MD0. In such a manner, bit 3 of the function generator register determines whether the expand function is utilized or whether the pixel data from the microcycle data bus is transferred directly. Each multiplexer unit of multiplexer 328a has an output line 352a-d, respectively, and carries the low pixel data bits PDB0, PDB2, PDB4 and PDB6, respectively.

The output line of each multiplexer unit is connected to the shifter for the low pixel data bits, indicated generally at **320***a* and the rotator for the low bits, indicated generally at **322***a* in FIG. **13**. The shifter **320***a* comprises a programmed logic array (PLA) **321** having a plurality of input lines selectively coupled to a plurality of output lines 368a - p by a plurality of pull-down transistors 350. The output lines 352a-d of the multiplexer 328a are four of the PLA input lines.

The shifter 320a further comprises a register 354a 5 having 4 bits 354a0, 354a2, 354a4 and 354a6 which are connected to the inputs 356a-d of the PLA 321, respectively, (with bit 354a0 shown in greater detail in FIG. 21.) The register 354a stores the 4 low bits of the last pixel data byte from the CPU to be written to the dis- 10 play RAM which may be the previous byte of the sequence of bytes (such as those shown in FIG. 6) to be shifted. The register 354a is also clocked by the signal SHIFT

The NOR gate 344a (corresponding to bit 0 of the 15 function generator register) of the latch 334 is connected by a line 358 to another input of the PLA 321. The line 358 is also connected to an input 359 by an inverter 360. NOR gate 344b (corresponding to bit 1 of the function generator register) of latch 334 is con- 20 nected by a line 362 to an input of the PLA, with the line 362 also connected to an input 364 by an inverter 366. Bits 0 and 1 of the function generator register define the least and most significant bits of the shift amount performed by the shifter 320a. Each of the 25 output lines 368a-p is connected to the voltage source VDD by one of a plurality of pull-up transistors 370.

The actual amount of the shift performed by the shifter 320a is the complement of the bits contained within bits 0 and 1 of the function generator register 30 since the NOR gates 344a and b invert the outputs of bits 0 and 1 when the address bit A14 is low. Thus, if bits 0 and 1 have the value "11", this is complemented to the values "00" resulting in a shift of 0 pixel positions.

A shift of 1 position shown in FIG. 6 will be ex- 35 plained to illustrate the operation of the shifter 320a. If the bits 1 and 0 of the function generator register have the value "10", the complement of this is "01" indicating a shift of 1 pixel position. Thus, the line 358 will have the logic value of 1 with the line 362 at a logic 40 value 0. The lines 359 and 364 will, of course, be a logical 0 and 1, respectively. As seen by the placement of the pull-down transistors 350, a logical 1 on the line 358 and the line 364 results in all the output lines being pulled down to logical 0 except output lines 368c, 368g, 45 368k and 3680 since these lines do not have a pull-down transistor coupled to either the input line 358 or 364. The output line 386c does have a pull-down transistor 350a coupled to the input line 352b which carries pixel data bit PDB2 from the multiplexer 328a. Thus the 50 logic state of the output line 368c is the complement of the logic state of the input line 352b (or PDB2) from the output of the multiplexer unit 328a2. The pixel data bit PDB0 output of the shifter corresponds to output lines 368a-d and the particular value of PDB0 depends upon 55 which of the lines 368a-d are selected by the input lines 358 and 362. Here, output line 368c was selected, therefore the pixel data bit PDB0 output of the shifter is defined by the PDB2 output of the multiplexer (but complemented). Since PDB0 is the low bit of the two 60 bits representing the first pixel of a byte of pixel data and PDB2 is the low bit of the two bits representing the second pixel, it is seen that the pixel data values outputted by the multiplexer have shifted one pixel position.

PDB2 with output lines 368i-l and 368m-p corresponding to PDB4 and PDB6 respectively. The output line 368g is coupled by a pull-down transistor 350b to the

line 352c which carries the bit PDB4 from the multiplexer. Thus output line 368g (PDB2 of the shifter) has the complement of the logic state of PDB4 from the multiplexer. Output line 368k (PDB4) has the complement of the bit PDB6 from the multiplexer.

The output line 3680 of the shifter corresponding to PDB6 is coupled by a pull-down transistor 350d to the output bit 354a0 of the register 354a. Register 354a stores the low pixel data bits of the previous pixel data byte from the CPU to be written to memory. Bit 354a0 contains the pixel data bit PDB0 of the previous byte. Thus the logic state of the output line 3680 (PDB6) is the complement of the bit PDB0 of the previous byte to be written.

Thus, for example, if the output bits PDB6, PDB4, PDB2 and PDB0 of the multiplexer 328a are the low bits of the 8 bits representing the pixel values P7, P6, P5 and P4, respectively, of byte 1 of the sequence of bytes to be shifted shown in FIG. 6, and the output of the register 354a0 is the low bit of the 2 bits representing pixel vale P0 of the prior byte of the sequence, it is seen that the low pixel data bits PDB6, PDB4, PDB2 and **PDB0** of byte 1 (together with the high pixel data bits PDB7, PDB5, PDB3 and PDB1) represent pixel data values P0, P7, P6 and P5, respectively, after a shift operation of 1 pixel position.

It is assumed that the first byte of pixel data of a sequence of bytes to be shifted is the first byte to be written to the display RAM after an output by the CPU to the function generator register. Accordingly, each bit of the register 354a has a reset input connected by a line 372 to the function generator register select line 218 such that the register 354a is reset to 0 with each output to the function generator register. Thus zeros are shifted into the first byte of a sequence as shown in FIG. 6. Each sequence is initialized by an output to the function generator register and therefore data should not be sent to the function generator register in the middle of the sequence.

The output pixel data of the shifter are in complemented from (whether shifted or not) and will be recomplemented by the flopper indicated generally at 324a. The NOR gate 344g has an input connected to the  $\overline{A14}$  address bit and an input connected to bit 6 of the function generator register 274 which determines whether the flop function is performed when  $\overline{A14}$  is low. The output of the NOR gate 344g is connected by a line 374 to the gates of four transistor switches 376a-d. The logic state of the input line 374 is inverted by an inverter 378 whose output is connected to the gates of transistor switches 380a-d of the flopper 324a. The output lines 368a-p of the shifter 320a are the input lines of the flopper 324a. The flopper 324a also comprises a programmed logic array having output lines 382a-h coupled to the input lines 368a-p by a plurality of pulldown transistors 384.

The output lines 382a and b are connected by the switches 376a and 380a, respectively, to a buffer 385 having an output line which is the flopper PDB0 output line 377a. (A typical buffer 385 logic circuit is shown in FIG. 22). Lines 382c and d are connected by switches 376b and 380b, respectively, to a buffer 385 having the flopper PDB2 output line 377b, with the lines 382e and f connected by switches 376c and 380c, respectively, to Output lines 368e-h of the shifter correspond to 65 a buffer 385 having the flopper PDB4 output line 377c, and the output lines 302g and h connected by switches 376d and 380d, respectively, to a buffer 385 having the flopper PDB6 output line 377d. The input line 368c

(containing the complemented output pixel data bit PDB0 of the shifter when set for a shift of 1 pixel position) is coupled to the output line 382b by a pull-down transistor 384a and to the output line 382g by a pulldown transistor 384b wherein the logic state of the 5 complemented shifter output bit PDB0 is recomplemented and carried uncomplemented on the flopper output lines 382b and 382g. A logical 1 state on the input line 374 turns on the transistor switch 376d whereby the shifter output bit PDB0 is conducted to the flopper 10 PDB6 output line 377d. Thus, the PDB0 output of the shifter 320a is flopped to the flopper 324a output bit PDB6 when the input line 374 is a logical 1. On the other hand, if the logic state of line 374 is 0, the output of the inverter 378 is a logical 1 which turns on the 15 transistor switch 380a which conducts the shifter PDB0 bit to the flopper PDB0 line 377a and is not flopped. Thus when the logic state of the input line 374 is 0, the output of the shifter is not flopped. The other inputs of the flopper 324a for the bits PDB2, PDB4 and PDB6 20 are handled in a similar manner.

As an example, if the byte of pixel data being written to the display RAM represents pixel values P7, P6, P5 and P4 as for the byte of original data of FIG. 6 and the shifter is set for zero shifts so that the shifter does not 25 shift the data, then the PDB6, PDB4, PDB2 and PDB0 output bits of the shifter 320*a* are the low bits of the bits representing pixel values P7, P6, P5 and P4, respectively, (but complemented). When bit 6 of the function generator register is a logical 0, the logic states of the 30 pixel data bits will be recomplemented and flopped so that the PDB6, PDB4, PDB2 and PDB0 output bits of the flopper 324*a* (together with the PDB7, PDB5, PDB3 and PDB1 output bits of the flopper 324*b*) represent the pixel data values P4, P5, P6 and P7 after the 35 flop operation as shown in FIG. 6.

The rotation function is performed on the low pixel data bits by a rotator indicated generally at 322*a* and comprises a programmed logic array 386 having 4 input lines connected to the register 354 PDB0, PDB2, PDB4 40 and PDB6 output lines 356*a*-*d* and 12 input lines connected to the 12 outputs of four 3-bit shift registers 388-391. The input of the first bit 388*a* of the shift register 388 is connected to the PDB0 input line 356*a* with the inputs of the first bits 389*a*-391*a* of register 389-391 45 connected to the PDB2, PDB4 and PDB6 lines 356*b*-*d*, respectively. (A typical bit circuit 388*a* of the bits of the shift registers 388-391 is shown in greater detail in FIG. 23).

The rotator is used to rotate a four by four pixel 50 image 90° in a clockwise direction. The four-by-four pixel image represented in FIG. 7A is shown with the individual pixel data bits PDB0-PDB7 of each of the four data bytes labeled. The rotator is initialized by an output to the function generator register and will reini- 55 tialize itself after every 8 writes to the display RAM. To perform a rotation, the following procedure is performed. The top byte or byte 0 of the unrotated image is written to a location in the display RAM. The next byte, byte 1 is written to the first location plus 40, byte 60 2 to the first location plus 80, and the last byte, byte 3 to the first location plus 120. These four locations correspond to 16 contiguous pixels since 40 bytes represent one line of pixels on the display screen. The process is then repeated with byte 0 rewritten to the first location, 65 byte 1 to the first location plus 40, byte 2 to the first location plus 80 and byte 3 to the first location plus 120. After these 8 writes, the data will appear in the display

RAM and (subsequently) the image on the screen rotated 90° from the original as shown in FIG. 7B.

The low 4-bit rotator 322a further comprises a 3-bit counter 394 for counting the 8 writes completed in a rotate sequence. (The logic circuitry of the bits 0-3 is shown in greater detail in FIG. 24 with bit 3 excluding that portion shown in phantom.) The counter 394 has a "clear" input, 2, connected to the function generator register select line 218 so that the counter is initialized to 0 with each output to the function generator register 274. A NOR gate 400 having a "DATEN" control signal input and an address bit A14 input is connected by series connected inverters 396 and 398 to the toggle input of the counter **394**. The DATEN control signal is generated by a memory control circuit (FIG. 11F) of the data chip and is activated during memory write cycles. The NOR gate 400 has the input connected to the address bit  $\overline{A14}$  so that the counter is toggled only during memory write cycles in which the data written is to be modified by the function generator.

The output of the third bit (bit 2) of the counter 394 is connected to the input of a NOR gate 402 which also has an input connected to the output of the inverter 396. The output signal of the NOR gate 402, SHIFT is connected to the shift inputs of the shift registers 388-391 and clock inputs of register 354 (as well as flip-flop 280 of the expander). During the first four memory writes of a rotate sequence, the third bit of the counter 394 is 0 (since the counter counts from 000 to 011) therefore, the NOR gate 402 performs as an inverter wherein the DATEN signal from the inverter 396 generates a shift signal at the output of the NOR gate 402 with each of the first four writes to the display RAM of a rotate sequence. With the next or fifth write, however, the third bit of the counter 394 goes to a logical 1 which drives the output of the inverter 402 low for the last four memory writes of a rotate sequence. The SHIFT clock signal is activated with each write to the display RAM (except for the last four writes of a rotate operation) whether or not the rotate function is utilized in a write of data to the display RAM. Thus the SHIFT signal is also used to clock the Expand flip-flop 280 so that the flip-flop 280 toggles with each write opertion to the display RAM.

Each low bit of the first three bytes of a rotate sequence are shifted into the shift registers **388-391** of the low bit rotator **322***a*. Shift register **388** stores the pixel data bit PDB0 of pixels P0, P4 and P8 of the first three bytes, respectively, of the rotate sequence of FIG. 7A. Similarly, shift register **389** contains the low pixel data bit PDB2 of pixels P1, P5 and P9 after the first four memory writes of the rotate operation. The particular pixel data bits for each of the registers **388-391** are shown in FIG. **40**.

The programmed logic array 386 of the rotator 322afurther has inputs 404a-404c connected to the outputs of bits 388a-388c, respectively, of the shift register 388. The output of bits 389a-c of the shift register 389 are connected to the input lines 406a-c with the output of bits 390a-c and 391a-c of the shift registers 390 and 391 connected to the input lines 408a-c and 410a-c, respectively. The input lines 356a-d from the register 354 are coupled to output lines 412a-d, respectively, by four pull-down transistors 414. The output lines 412a-d are connected by four transistor switches 416a-d to the voltage source VDD by a pull-up transistor 418 and also to a common output line 420 which carries the pixel data bit PDB6 output of the rotator in complemented form.

The input lines 404*a*, 406*a*, 408*a* and 410*a* (from the LSB of the shift registers 388-391) are coupled to output lines 422*a*-*d*, respectively, by four pull-down tran-5 sistors 424. The output lines 422*a*-*d* are connected by four transistors switches 426*a*-*d*, respectively, to a common output line 428 and to voltage source VDD by a pull-up transistor 430. The output line 428 carries the pixel data bit PDB4 output of the rotator in comple-10 mented form. The input lines 404*b*, 406*b*, 408*b* and 410*b* and input lines 432*a*-*d* and output lines 434*a*-*d*, respectively, by pull-down transistors 436 and 438 respectively.

The output lines 432a-d are connected by four transistor switches 440a-d to a common output line 422 (for pixel data output bit PDB2) and to the voltage VDD by a pull-up transistor 444. The output lines 434a-d are connected by four transistor switches 446a-d to a com- 20 mon output line 448 (for pixel data output bit PDB0) and to voltage source VDD by a pull-up transistor 450.

The rotator 322a has a second programmed logic array 452 having four output lines 454-457 which controls the transistor switches 416, 426, 440 and 446. The 25 output line 457 is connected to the gates of the transistor switches 416a, 426a, 440a and 446a with the output line 456 connected to the gates of the transistor switches 416b, 426b, 440b and 446b, etc.

The program logic array 452 has an input line 460 30 connected to the output  $\overline{Q}$  of the third bit of the counter 394. The input line 460 is coupled to each of the output lines 454-457 by four pull-down transistors 462. Thus, when the third bit of the counter 394 is a logical 0 (i.e., during the first four writes to the display RAM of the 35 rotate sequence) the output  $\overline{Q}$  of the third bit is a logical 1 which pulls down the four output lines 454-457 of the PLA 452 which turns off the transistor switches 416a-d, 422a-d, etc. These switches are turned off since during the first four writes, the four shift registers 388-391 are 40 being loaded with the proper pixel data bits of the first four writes. The PLA 452 has an input line 463 connected by an inverter 464 to the output of the NOR gate 344c of the latch 344. The input line 463 is coupled to the output lines 454-457 by four pull-down transistors 45 466, respectively. If bit 3 of the function generator register 274 is a logical 1, the logic state at the input line 463 will also be a logical 1 which pulls down the output lines 454-457 to a logical 0 turning off the transistor switches 416a-d, 426a-d, etc. of the programmed logic 50 array 386. The rotate function may be bypassed in this manner.

The PLA 452 has inputs 468 and 470 connected to the Q outputs first and second bits, respectively, of the three-bit counter 394. The input line 468 is connected to 55 a second input line 469 by an inverter 472. The input line 470 is connected to still another input line 471 by an inverter 474. The input lines 468–471 are coupled to the output lines 454–457 by a plurality of pull-down transistors 476 such that as the counter 394 counts from 4 (100 60 Binary or B) to 7 (111 B) the output lines 454–457 are successively activated. Thus, when bits 1 and 2 of counter 394 are both 0, the output line 454 is enabled and with bits 1 and 0 equal to 01, respectively, output line 455 is enabled, etc. 65

As noted before, during the first writes of the rotate sequence, the shift registers **388–391** are loaded with their respective bits of the first three bytes of the rotate sequence of data with the last byte being stored in register 384. This corresponds to counts 0-3 of the counter 394. For counts 4-7 data is no longer shifted into the registers while the CPU re-transmits the four pixel data bytes of the sequence to be rotated. At count (100 B) in which byte 0 is transmitted, the output line 454 is enabled which turns on the transistor switches 416d, 426d, 440d and 446d.

Since output line 412d is coupled to input line 456d from register 384, pixel data bit PDB6 of the previous (and last) data byte of the sequence (i.e., byte 3), appears on the output line 420 (PDB6) of the rotator in complemented form. The pixel data bit PDB6 of byte 3 of the sequence is the lower bit of the pixel value represented 15 by P15. The lower pixel data bit representing the pixel data value P11 stored in the 391a bit of the shift register 391 connected by the input line 410a is complemented by a pull-down transistor 424 and conducted by the transistor switch 426d to the PDB4 output line 428 of the rotator 322a. In a similar manner, the low pixel data bits representing pixel data values P7 and P3 stored in the shift register 391 appear on the rotator 322a pixel data outputs PDB2 and PDB0, respectively, since the transistor switches 440d and 446d, respectively, are turned on. Thus, although the CPU transmits byte 0 at count 100 B, the byte representing pixel data values P15, P11, P7 and P3 is actually written to the display RAM at the first location as shown in FIG. 7B.

On the next write to the display RAM, the count of the counter 394 changes to 101 B wherein the PLA 452 in turn causes the transistor switches 416b, 426b, 440b and 446b to turn on. The low pixel data bit representing pixel data value P14 carried by input line 356c from the register 354 appears in complemented form on the rotator 322a output PDB6 line 420. Also, the low pixel data bits representing pixel data values P10, P6 and P2 stored in the register 390 appear in complemented form on the rotator 322a PDB4, PDB2 and PDB0 output lines 428, 442 and 448, respectively, and are stored in the first memory location plus 40, as indicated in FIG. 7B. After the last two writes, the low pixel data bits (as well as the high pixel data bits from the rotator 322d) representing the pixel data values will appear in the display RAM as shown in FIG. 7B. The flopper 324a recomplements the pixel data bits from the rotator 322a so that the pixel data bits are stored in uncomplemented form in the display RAM.

Thus, the pixel data that will be written to the display RAM is transmitted by the CPU in the first four "writes" to the display RAM of the four bytes of the rotate sequence and is latched up in the registers 388-391 and 354. The rotate sequence is then re-transmitted (but any data could actually be sent) to the same four addresses of the display RAM with the pixel data latched up in the registers 354 and 388-391 actually being written to those four display RAM addresses represented in FIG. 7B. The rotator, shifter and flopper circuits for the high pixel data bits (PDB7, PDB5, PDB3 and PDB1) are indicated generally at 322b, 320b and 324b, respectively, in FIG. 13. The modifications to the high pixel data bits PDB7, PDB5, PDB3 and PDB1 are performed by the rotator 322b, the shifter 320b and the flopper 324b simultaneously with the modifications performed on the low pixel data bits. Each pixel data value, represented by a high and a low pixel data bit, can be shifted, flopped, or rotated as shown in FIGS. 6 and 7a and b.

The OR and exclusive-OR functions are performed by an OR/exclusive-OR circuit 480 shown in FIG. 11C to have a four bit input line 482a connected to the output of the low pixel data bit flopper 324a and a four bit input line 482b connected to the output of the high pixel 5 data bit flopper 324b. The OR/exclusive-OR circuit 480 has two further inputs connected by a two-bit input line 484 to the latch 334 which latches the complement of bits 4 and 5 of the function generator register 274 when the address bit  $\overline{A14}$  is low. These bits determine 10 whether or not the OR or exclusive-OR functions, respectively, are performed.

These functions can be thought of as operating on a byte of pixel data as 8 bits rather than as 4 pixels. When the OR function is used in writing data to the display 15 RAM, the input to the OR/exclusive-OR circuit is ORed with the contents of the display RAM location being accessed by the addressed chip. Accordingly, the OR/exclusive-OR circuit **480** has 8 inputs connected by an 8-bit input line **486** to a tri-state buffer **488** which is 20 connected to an 8-bit memory data bus **490** from the display RAM which carries the memory data bits MD0-MD7.

Pixel data that was stored in the display RAM which is to be used in an OR or exclusive-OR operation, is 25 latched up in the OR/exclusive-OR circuit **480**. The OR/exclusive-OR circuit **480** has an 8-bit output line **492** connected to the tri-state buffer **488** on which the resultant pixel data is carried to be stored at the display RAM location from which the pixel data was accessed. 30

The OR/exclusive-OR circuit **480** is shown in greater detail in FIG. **13** and comprises 8 units **480***a*-*h*. Each OR/exclusive-OR unit can perform an OR or exclusive-OR (as determined by bits **4** and **5** of the function generator register **274**) on a pixel data bit from the flopper 35 and from the display RAM and can store the resultant pixel data bit in the display RAM.

A typical unit 480a is shown in greater detail in FIG. 25. The unit 480a has an input connected to the output line 377a (which is one of the input lines 482a in FIG. 40 11C) which carries the pixel data bit PDB0 output of the flopper 324a and an input 486a which carries the pixel data bit PDB0 from the display RAM. The unit has an input 484a connected to the output of the NOR gate 344e of the latch 334 associated with bit 4 of the 45 function generator register 274. Bit 4 determines whether or not the OR function is performed. The input line **484***a* is also connected to an inverter (not shown) having an output connected to an input 494. The unit has an input 484b connected to the output of the NOR 50 gate 344f associated with bit 5 of the expand register which controls whether or not the exclusive-OR function is performed. The input line 384b is also connected to an input line 496 by an inverter 498.

The input line **377***a* (the PDB0 bit from the flopper) is 55 connected by an inverter **500** which is connected to a line **502**. The input line **486***a* (for the PDB0 bit from the display RAM) is connected to a latch indicated generally at **504** which latches up the pixel data bit from the display RAM until the pixel data bit from the flopper 60 arrives for the OR or exclusive-OR function. The latch **504** has an output line **506** which is connected to a line **508** by an inverter **510**.

The unit 480*a* further comprises a programmed logic array indicated generally at 512 which performs either 65 the OR function or exclusive-OR function (or neither) as determined by bits 4 and 5 of the function generator register. The PLA 512 has output lines 514a-e selec-

tively coupled by a plurality of pull-down transistors 516 to the lines 500, 502, 508, 377*a*, 494*a*, 494, 484*b*, and 496. The lines 514*a*-*e* are connected to a NOR gate 516 having an output connected to an inverter 518 which has an output 492*a* (of lines 492 FIG. 11C).

To illustrate the operation of the unit 480a, it will be assumed that bits 4 and 5 of the function generator register have the values 0 and 1, respectively, which indicates an OR function is to be performed. When bit 4 is a logical 0, line 484a is a logical 1 which pulls-down the lines 514a, 514b and 514d to a logical 0. The PDB0 bit from the flopper carried on the line 377a is inverted by the inverter 500 and recomplemented by the pulldown transistor 516a so that line 514c carries the PDB0 bit from the flopper in the uncomplemented form. The PDB0 bit from the display RAM is complemented by the inverter 510 and recomplemented by the pull-down transistor 516b so that the line 514e carries the PDB0 bit from the display RAM in the uncomplemented form. Thus, if either the line 514c or line 514e is a logical 1, the output of the NOR gate 516 will be a logical 0 which is inverted by the inverter 518 to a logical 1 on line 492a. However, if both the lines 514c and e are logical 0, the output of the NOR gate 516 is a logical 1 and the output of the inverter 518 is a logical 0. Thus, the logical OR function is performed on the PDB0 bits from the display RAM and from the CPU transmitted through the flopper.

To perform an exclusive-OR function, bits 4 and 5 of the function generator register are set to 1 and 0, respectively. The input line **494** then is a logical **1** which pulls the lines 514c and 514e to a logical 0. Also, the line 484b is a logical 1 which pulls the line 514d in addition to a logical 0. The line 377a which carries the PDB0 bit from the CPU (transmitted through the flopper 324a) is coupled to the line 514b by a pull-down transistor 516c. The line 508 which carries the complemented PDB0 bit from the display RAM is coupled to the line 514b by a pull-down transistor 516d. Thus, if the PDB0 bit from the CPU is a logical 0 and the complemented PDB0 bit from the display RAM is a logical 0 (i.e., the PDB0 bit from the display RAM is a logical 1) the logic state of the line 514b will be a logical 1 resulting in the output of the NOR gate 516 being a logical 0 and the output line 492a of the OR/exclusive-OR unit 480a being a logical 1. Otherwise, the logic state of the 514b line is a logical 0 and the logic state of the output line 492a depends upon the logic state of the line 514a.

The line **502** which carries the complemented PDB0 bit from the CPU is coupled to the line **514***a* by a pulldown transistor **516***e*. The line **506** which carries the PDB0 bit from the display RAM is coupled to the line **514***a* by a pull-down transistor **516***f*. Thus, if the complemented PDB0 bit from the CPU is a logical 0 (i.e., the PDB0 bit from the CPU is a logical 1) and the PDB0 bit from the display RAM is a logical 1) and the PDB0 bit from the display RAM is a logical 1, the logic state of the line **514***a* will be a logical 1 causing the output of the NOR gate **516** to be a logical 0 and the output of the OR/exclusive-OR unit **480***a* at the output line **492***a* to be a logical 1.

If both the PDB0 bit from the display RAM and from the CPU are both 0 or alternatively are both 1, the logic state of both lines 514a and b will be a logical 0 causing the output of the NOR gate 516 to be a logical 1 and the output line 492a of the OR/exclusive-OR unit 480a to be a logical 0. Thus, the exclusive-OR function may be performed on the PDB0 bits from the display RAM and the CPU.

In a similar manner, a logical OR or exclusive-OR function can be performed on the PDB1-PDB7 bits from the CPU and the display RAM by the units 480b-h shown in FIG. 13. The output line 492 of each OR/exclusive-OR unit 480a-h is connected to the tri-state 5 buffer indicated generally at 488 which is in turn connected to the memory data bus 490. The tri-state buffer 488 has 8 units 488a-h.

A typical tri-state buffer unit 488a is shown in greater detail in FIG. 26. The unit 488a has an input/output line 10 522 connected to the MD0 bit of the memory data bus 490. The tri-state buffer unit 488a also has an output line 524, and an input line 526 connected to the DATEN control signal. When the DATEN control signal is low, the logic state of the output line 522 is the same as the  $^{15}$ data bit carried on the input line 492a from the OR/exclusive-OR unit 480a. In this manner, the pixel data outputted from the OR/exclusive-OR unit may be transmitted to the display RAM at an address supplied through the address chip.

The CPU may read an intercept register 528 (FIG. 11C) having address 8H to determine if an intercept occurred during a write to the display RAM in which the OR or exclusive-OR function is utilized. An "intercept" is defined as the writing of a non-zero pixel data value at a location in the display RAM that previously contained a non-zero pixel data value. The intercept register 528 has an input connected to the 4-bit output line 482b of the flopper 324b and an input connected to  $_{30}$ the 4 bit output line 482a of the flopper 324a by which the pixel data bits from the CPU may be inputted. The intercept register 528 also has an 8-bit input line 530 connected to the OR/exclusive-OR circuit 480 by an 8-bit line 530. The output of the intercept register 528 is 35 connected by an 8-bit output line 532 to the input of a 2-to-1 multiplexer 534.

The intercept register 528, shown in greater detail in FIG. 13, comprises 8 units 528a-h. A 1 in a particular intercept register unit means that an intercept has oc- 40 curred. Since a pixel is represented by 2 bits of data, a byte of pixel data represents 4 pixels and thus has 4 pixel positions. Intercept register units 528a-d indicate whether an intercept has occurred in any of the 4 pixel positions in the last write to the display RAM in which 45 the OR or exclusive-OR functions were utilized. The unit 528a indicates whether an intercept has occurred in the first pixel position with the unit 528b indicating whether an intercept has occurred in a second pixel position, etc.

The unit 528a, typical of the units 528a-d, is shown in greater detail in FIG. 27. The unit 528a comprises a NOR gate 536 having an input 538 (connected to one of the lines 482a, FIG. 11C) for the PDB0 pixel data bit and an input 540 (connected to one of the lines 482b, 55 FIG. 11C) for the PDB1 pixel data bit from the CPU. PDB0 and PDB1 represent a pixel that is being ORed or exclusive-ORed with pixel data contained in the display RAM. The unit 528a further comprises a NOR gate 542 having an input 530a for the PDB0 bit from the display 60 RAM latched up in the unit 480a of the OR/exclusive-OR circuit 480 and an input 530b for the PDB1 pixel data bit from the display RAM latched in the unit 480b of the OR/exclusive-OR circuit.

The output of the NOR gate 536 and the NOR gate 65 542 are connected to NOR gate 548 having an output line 550. Line 550 is connected by a transistor switch 552 to an inverter 554 having an output line 556.

If the pixel transmitted from the CPU via the flopper 524a and b and represented by pixel data bits PDB0 and PDB1 is a non-zero pixel, that is, the logic state of the lines 538 or 540 is a logical 1, then the output of the NOR gate 536 is a logical 0. Similarly, if the pixel from the display memory latched up in the OR/exclusive-OR unit is a non-zero pixel, the output of the NOR gate 542 is a logical 0. If the output of both NOR gates 536 and 542 is a logical 0 (i.e., an intercept has occurred in the OR or exclusive-OR operation) the output of the NOR gate 538 is a logical 1 at the line 550. The other intercept register units 528b-d operate in a similar manner to indicate whether an intercept has occurred in the other 3 pixel positions.

The intercept register units 528e-h give the intercept information for all OR and exclusive-OR writes since the last read or input from the intercept register 528 by the CPU. An input from the intercept register resets the outputs of these units. Thus, each of the 4 intercept 20 register units 528e-h is set to 1 if an intercept occurs in the corresponding pixel position and will not be reset until the next intercept register input.

The unit **528***e*, typical of the units **528***e*-*h*, is shown in FIG. 28 to have an input 558 which is connected to the 25 output 550 of the unit 528a. The input 558 is connected to the input of an AND gate 560 which has another input 562 for a clock signal. The output of the AND gate 560 is connected to the input "S" of an SR flip-flop indicated generally at 564 and having an output line 566 (which is one of the lines 532 of FIG. 11C). The SR flip-flop 564 has a reset input "R" line 568 connected to input 2.

If an intercept occurs in the first pixel position, the input line 558 will assume a logical 1 state since it is connected to the output of the intercept register unit **528***a*. When the clock signal on line 562 is a logical 1 the flip-flop 564 will be set. The flip-flop will remain set even though subsequent OR or exclusive-OR operations do not result in an intercept in the first pixel position. The unit 528e will remain set until the flip-flop is reset when the data is input from the intercept register 528. The intercept register select line 222 is connected to a delay indicated at 569 (FIG. 13) whose output is connected to the reset input '2' of each unit 528e-h.

Referring back to FIG. 11C, the output of the intercept register 528 is connected by the 8-bit output line 532 to the multiplexer 534. The 8-bit line 532 comprises the output lines 556 from the intercept register units 528a-d and the output lines 566 from the intercept register units 528e-h (FIG. 13). The multiplexer 534 has a select input connected to the select line 222 from the address decoder 214 (FIG. 11B) so that when the line 222 is enabled (corresponding to address 8H) the input lines from the intercept register 528 are selected. The multiplexer further has inputs connected to outputs of the OR/exclusive-OR circuit 480 by an 8 bit line 570. The OR/exclusive-OR circuit latches up data as it is read from the display RAM which may be data other than pixel data for OR or exclusive-OR operations such as instructions to be executed from the display RAM which are to be transmitted to the CPU.

The output of the multiplexer 534 is connected to the tri-state buffer 273. [As seen in FIG. 25, the line 570a of the input line 570 (FIG. 11C) is connected to the line 506 of each unit of the OR/exclusive-OR unit by the inverter 510].

The multiplexer 534 is shown to comprise 8 units 534a-h in FIG. 13. Each unit selects either a bit of data

from the intercept register **528** or a bit of data from the display RAM latched up in the OR/exclusive-OR circuit **480** depending upon the logic state of input select signals.

A typical multiplexer unit 534*a* is shown in FIG. 29 to 5 comprise an AND gate 572 having an input 532*a* (one of the 8 bit input lines indicated as 532 in FIG. 11C) connected to the complemented output of the intercept register unit 528*a* at line 556 (FIG. 27) and a select input 576 connected to the intercept registers select line 222. 10 An AND gate 578 has an input 570*a* (which is one of the input lines indicated as 570 in FIG. 11C) connecting the complemented latch output of exclusive-OR unit 480*h* and a select input 582. The outputs of the AND gate 572 and 578 are connected to a NOR gate 584 having an 15 output line 588*a* which is the output line of the unit 534*a* (and is one of the 8 lines indicated at 588 in FIG. 11C connecting the 7273).

If the select signal line 582 is a logical 0, then the 20 output of the AND gate 578 is a logical 0. And, if the intercept register select line 222 is a logical 1, then the input line 576 is also a logical 1 and the output of the AND gate 572 will be the same as the logic state of the input line 532a carrying the complemented data bit 25 from the intercept register. The NOR gate 584 will then recomplement the data. Since the data from the intercept register is in complemented form, the data appearing on the output line 588 will be uncomplemented. Conversely, if the intercept register select line 221 is a 30 logical 0 and the select input 582 is a logical 1, then the complemented data from the display RAM latched up in the OR/exclusive-OR circuit 480 will appear in uncomplemented form on the output line 588. The data on the output line 588 will be transmitted to the CPU via 35 the microcycle data bus 66.

The select line **582** is shown in FIG. **13** to be connected to a line **583** which carries the select signal **MENB1** which generated by the logic elements indicated generally at **585**. The inputs to the elements **585** 40 include the CPU control signal  $\overline{M1}$ .

The Z-80 CPU requires instruction data to arrive in an  $\overline{M1}$  cycle (instruction fetch) at a different time than data during non- $\overline{M1}$  cycles. The data latched up in the OR/exclusive-OR circuit may be instructions that were 45 stored in a scratchpad portion of the display RAM. The elements 585 which generate MENB1 which loads the instruction onto the microcycle data bus 66 (via the output lines 588 and tri-state buffer 273), insert a delay so that the instructions arrive at the CPU at the proper 50 time.

It should be noted that non- $\overline{M1}$  cycle data from the RAM may be transferred directly from the memory data bus 490 to the microcycle data bus 66 via tri-state buffer 273 on the clock signal  $\overline{ZIP}$ .  $\overline{ZIP}$  is a function (as 55 is MENB1) of the CPU control signals  $\overline{MREQ}$ ,  $\overline{RD}$  and some address bits (so that it can be determined that RAM is being accessed) and is generated by the logic elements indicated generally at 589 and 591 which include a latch 593 (FIG. 13 with each bit of the latch 60 logically similar to that shown in FIG. 15) for the address bits.

Briefly summarizing the operation of the function generator of the data chip, the CPU can update the pixel data stored in the display RAM by transferring pixel 65 data from the ROMs to the display RAM at addresses sent to the display RAM via the address chip. However, numerous modifications to this pixel data can be per-

formed by the function generator before the pixel data is stored in the display RAM. Thus, depending upon the data sent to the function generator registor 274, the pixel data may be expanded, shifted or rotated, flopped, and exclusive-ORed or ORed with the data already stored in the memory location being addressed.

Referring back briefly to FIG. 2, the display RAM 42 has stored therewithin, pixel data representative of the pixels of a picture displayed on the screen of the TV 28. Each pixel is represented by two bits of data which select a color register which defines the color and intensity of the associated pixel. An additinal function of the video processor 52 is to sequentially read the pixel data stored in the display RAM 42, decode the pixel data into color and intensity data signals, convert these signals to analog signals, and supply the signals to the RF modulator 58 which converts the signals to a form suitable for the TV set 28. The address chip 56 sequentially reads the pixel data from the display RAM 42 synchronously with the raster scan of the TV 28 which will be more fully described later.

Each byte of pixel data read is conducted on the memory data bus 490 (FIG. 11C) to the tri-state buffer 488. The 8-bit output line 486 of the buffer 488 is connected to an 8-bit line 590 which divides into two 4-bit lines 592a and 592b. The line 592a is connected to a 4-bit shift register 594 with the line 592b connected to a 4-bit shift register 595. The shift register 594 stores the low pixel data bits PDB0, PDB2, PDB4 and PDB6 and shift register 595 stores the high pixel data bits PDB1, PDB3, PDB5 and PDB7, of the 4 pixels represented by a byte of pixel data read from the display RAM. The output of the shift registers 594 and 595 are connected by lines 596a and 596b, respectively, to the inputs of a multiplexer 598.

The multiplexer 598 has inputs "SERIAL 1" and "SERIAL 0" and two inputs from a background color register 600. The multiplexer 598 has 2 select inputs 602 and 604 to output 2 pixel data bits from either the shift registers 594 and 595 or the SERIAL 0 and SERIAL 1 inputs, or the background color register 600. The multiplexer 598 will operate to select pixel data bits from the background color register 600 when the pixels to be displayed on the display screen are located in the background area indicated at 608 (FIG. 5) of the display screen. The multiplexer 598 will select the pixel data bits from the shift register 594 and 595 (low resolution mode) when the pixels being displayed are located in the area indicated at 610 of the display screen (FIG. 5). Pixel data bits SERIAL 1 and SERIAL 0 will be selected for the area 610 when the video processor is operated in the high resolution mode.

The inter-connection of the shift registers 594 and 595 within the data chip is shown in FIG. 13. Each bit of the shift registers 594a-d and 595a-d has an input P connected to the tri-state buffer 488 by a buffer indicated at 611. (The buffers 611 are logically similar to that shown in FIG. 18). Also each bit has clock inputs C and C, a load input L, and an input D from the previous register bit (except bits 594a and 595a which have their D input grounded) and an output Q to the succeeding register bit. The shift register 594 latches up the low pixel data bits of the 4 pixels represented by a byte of pixel data read from the display RAM and the shift register 594a and PDB4.

The output of the register bit **594***d* is connected by the line **596***a* to the multiplexer **598**. The data stored in the shirt register **594** is shifted one bit position upon the activation of the clock signals such that pixel data bit PDB0 is shifted to the register bit **594***b*, pixel data bit PDB2 is shifted to the register bit **594***d* and PDB6 is shifted to the multiplexer **598**. The high pixel data bits are loaded and shifted in the shift register **595** at the same time as the low pixel data bits in a similar manner. 10 (A typical shift register bit is shown in greater detail in FIG. **30**).

The clock signals for the clock inputs C and  $\overline{C}$  of the shift registers are PXCLK and  $\overline{PXCLK}$  which are the outputs of the buffer shown at 621 in FIG. 13. The input 15 signal of the buffer 621 is a clock signal PX which is generated by the clock generator in FIG. 11D. PX occurs synchronously with the display of the pixels on the display screen. The generation of the clock signal PX will be described more fully later. 20

The load signal for loading pixel data into the shift registers 594 and 595 occurs once every four PX pulses since a byte of data from the display RAM represents four pixels. The generation of the load signal will also be more fully described later.

The multiplexer 598 is shown in FIG. 13 to have the input lines 596a and b from the shift registers 594 and 595, the input lines 608 and 610 for the SERIAL 0 and SERIAL 1 pixel data bits and the input lines 612 and 614 from the background color register 600 selectively 30 area. coupled by pull-down transistors 616 to transistor switches 618. The output of the transistor switches 618 are selectively coupled to the output lines 620 and 622 by the two buffers 385. (A typical buffer 385 is shown in FIG. 22.) The output lines 620 and 622 carry the pixel 35 data bits "Z" and "Y", respectively, which (together with the left/right bit) select a color register. The gates of the transistor switches 618 are selectively coupled to the outputs of a plurality of logic gates 623. The inputs of the logic elements 623 are selectively coupled to the 40 input line 604 so that when the logic state of the line 604 is a logical 0, the pixel data bits from the background color register are conducted to the output lines 620 and 622. The logic elements 623 are also selectively coupled to the input line 602 from the low/high resolution mode 45 flip-flop 606 (FIG. 13) such that when the logic state of the line 602 is a logical 0 (and the logic state of the input line 604 is a logical 1) the pixel data bits on the input lines 596a and b from the shift registers are conducted to the output lines 620 and 622. Otherwise, the pixel data 50 bits SERIAL 0 and SERIAL 1 are conducted to the output lines 620 and 622 when the logic state of the input line 602 is a logical 1.

Referring back to FIG. 11C, the background color register 600 is a 2 bit register having inputs connected to 55 the data bus 66a by a 2-bit line 624. The 2 bits stored therewithin (together with the left/right bit) identify one of the 8 color registers which determines the color and intensity of the background area indicated as area 608 in FIG. 5. The background color register 600 has 60 the address 9H which activates the register select line 220 by which these 2 bits may be changed. (The circuitry of the storage unit for each bit of the background color registers is logically similar to that shown for the latch in FIG. 15). 65

In order to determine when the multiplexer 604 should select the pixel data bits from the background color registers 600, the data chip further comprises a

vertical position counter 626 and a horizontal position counter 628 shown in FIG. 11B. The vertical position counter 626 counts the number of lines of pixels as they are displayed in a raster scan. A "HORIZONTAL DRIVE" signal occurs with each line of pixels displayed. A "VERTICAL DRIVE" signal occurs once every field. Both the HORIZONTAL DRIVE and VERTICAL DRIVE signals are generated in another portion of the data chip circuitry to be discussed later. 10 The vertical position counter 626 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals and counts each HORIZONTAL DRIVE signal (corresponding to a line of pixels displayed) and resets with each VERTICAL DRIVE signal. There is further provided a vertical "blank" register 630 having an 8-bit input line 632 connected to the data bus 66a. The vertical blank register 630 has address AH and contains the line number at which the background color (indicated by the background color register 600) will be 20 displayed to the bottom of the screen. Through inputting this vertical line number to the vertical blank register 630, the bottom border line 634 (FIG. 5) may be set.

The vertical position counter 626 continues counting even after the raster scan has reset to the top of the 25 screen. Hence the pixels at the top of the screen will continue to be defined by the background register. When the counter 626 reaches 162, it will reset which causes the next line of pixels to be defined by the display RAM and defines the top border of the background 30 area.

The vertical blank register 630 further allows display RAM that would normally be utilized to store pixel data for the area 610 to be used for scratch pad memory. Thus, if the vertical blank register is set to 0, the entire display RAM can be used for scratch pad. In the low resolution embodiment, the register should be set to 101 or less in bits 1-7; in the high resolution system it should be set to 203 or less in bits 0-7.

The line number contained within the vertical blank register 630 is compared to the current line number indicated by the vertical position counter 626 by a "less-than-compare" 634 having inputs connected by lines 636 to the output and complemented output of each bit of the vertical blank register 630 and also has inputs connected to the output and complement of the output of each bit of the vertical position counter 626 by the lines 638. The output of the less-than-compare 634 goes to a logical 0 when the vertical position counter 626 reaches the number contained within the vertical blank register 630. The output of the less-than-compare is connected by a line 640 to a decoder 642. The decoder 642 further has inputs selectively coupled by a line 644 to the output and complemented output of the bits of the horizontal position counter 628.

55 The horizontal position counter 628 counts the pixel positions of a line as the pixels are being displayed. The horizontal position counter 628 has an input for the clock signal Φ which changes synchronously with the scanning of the pixel positions of the raster scan. The
60 horizontal position counter 628 has an additional input for the HORIZONTAL DRIVE signal and resets utilizing the HORIZONTAL DRIVE signal. The decoder 642 has set and reset lines 646 connected to the inputs of a flip-flop 648. The flip-flop 648 has an output 65 line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The decoder 642 decodes the output from the horizontal position counter 628 such that the flip-flop 648 is set when the horizontal position counter reaches a first number which defines the left margin of the background area. The output of the flip-flop 648 when set, causes the multiplexer 598 to switch from background color register 600 to either the shift register 594 and 595 5 or the SERIAL 0 to SERIAL 1 inputs. When the horizontal position counter 628 reaches a preset second number (corresponding to a second position in each line of pixels on the display screen and defining the right margin) the decoder 642 resets the flip-flop 648 causing 10 the multiplexer 598 to switch back to the background color register 600 such that the pixels being displayed on the screen are then defined by the background color register 600.

In this manner, the pixel data defining the pixels of 15 each horizontal line may be drawn from first the background color register then from the shift registers which shift data from the display RAM and then back to the background color register as shown in FIG. 5. When the vertical position counter 626 reaches the line 20 number stored in the vertical blank register 636, the less-than-compare 634 inhibits the decoder 642 from setting the flip-flop 648 for the remaining lines of the frame. Since the flip-flop 648 is not reset, the multiplexer 598 (FIG. 11C) will not switch from the back- 25 ground color register so that the remaining pixels to be displayed will be defined by the pixel data bits stored within the background color register 600. Since the vertical position counter does not reset until after the top background area has been scanned, these pixels will 30 also be defined by the background register.

FIG. 13 details the interconnection of the vertical position counter 626 within the data chip and shows the counter 626 to comprise a 9 bit counter. (The logic circuitry of the least significant bit 626a is shown in 35 register 672, the pixel locations to be displayed are to FIG. 24). Logic circuitry typical of the bits 626b-h is similar to that shown in FIG. 24 with the addition of the elements shown in phantom. Logic circuitry typical of the 626*i* is similar to that for bits 626b-h excluding the NOR gate 650. 40

The vertical blank register 630 is shown in FIG. 13 to comprise an 8-bit register (with the logic circuitry of each bit similar to that shown in FIG. 15.) The logic circuitry of the less-than-compare 634 is indicated generally at 634 and comprises a plurality of NOR gates 652 45 and a PLA comprising pull-down transistors 654 and pull-up transistors 656 selectively coupled to the vertical blank register 630, vertical position counter 626, and output line 640 connected to the decoder indicated generally as 642. 50

The horizontal position counter indicated generally at 628 comprises an 8-bit latch 658a-h and a plurality of pull-down transistors 660 and a plurality of pull-up transistors 662. (The logic circuitry of the least significant bit 658a of the binary counter 628 is shown in 55 greater detail in FIG. 31 with the logic circuitry of bit 658b, typical of bits 658b-h, shown in greater detail in FIG. 32.) The horizontal position counter 628 is connected by 10 output lines indicated generally at 644 to the decoder 642 which comprises a plurality of pull- 60 from the background color register. These two bits, down transistors 664 and pull-up transistors 666. The decoder 642 has additional inputs "PX" and  $\Phi 2$  clock signals. The set and reset output lines 646 are connected to the inputs of the flip-flop indicated generally at 648. Flip-flop 648 has an output line 604 which is connected 65 to a select input of the multiplexer 598 (FIG. 11C).

The  $\overline{Q}$  output of the least significant bit 658a of the horizontal position counter 628 is connected to the output of a NOR gate 667 whose output is the load signal for the shift registers 594 and 595. The other input of the NOR gate 667 is connected to the clock signal  $\Phi 2$ . Since the counter 28 is clocked by the clock signals  $\Phi 1$  and  $\Phi 2$  which have half the frequency of PX, the output of bit 658a has one fourth the frequency of PX. Therefore, a load signal will occur for every four PX pulses, or for every four pixels displayed.

The output of 6 bits of the horizontal position counter 628 is shown in FIG. 11B to be connected by line 668 to the inputs of a "compare" circuit 670. The other inputs of the compare 670 are connected to the output of a 6 bit horizontal color boundary register 672 by the line 674. The horizontal color boundary register 672 has inputs connected to the data bus 66a by the line 676. The output of the compare 670 is connected to a flip-flop 678 by a line 680 with the flip-flop 678 having an output 682 which carries the "left/right" bit.

The horizontal color boundary register 672 defines the horizontal position of the imaginery vertical line 64 on the screen 32 of FIG. 5. As noted before, for pixel positions associated with a byte of pixel data to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to one. The left/right bit is set to zero for pixels to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit equal to 0 and registers 4-7 are selected for the pixels to the left of the boundary.

The address sent to the horizontal color boundary register 672 is compared with the current address of the byte of pixel data being displayed as indicated by the horizontal position counter 628. If the state of the counter 628 is less than the address contained within the the left of the horizontal boundary line and the flip-flop 678 is set such that the left/right bit is a logical 1, otherwise the pixel locations are to the right and the left/right bit is reset to 0.

The inter-connection of the horizontal color boundary register 672 is shown in FIG. 13 wherein the register comprises a 6-bit register having the address 9H (the same as the background color register). (A bit of the horizontal color boundary register is logically similar to that shown for the latch in FIG. 15.)

The "compare" circuit connected to the horizontal color boundary register 672 and horizontal position counters 628 is indicated generally at 670 and comprises 6 exclusive-OR units 684a-f (with the logic circuitry of a typical exclusive-OR unit 684a shown in greater detail in FIG. 33.) The output of each exclusive-OR unit is coupled to an output line 686 by a plurality of pulldown transistors indicated generally at 688. The line 686 is coupled to the voltage source VDD by a pull-up transistor 690 and to the left/right output line 682 by an inverter 692.

As previously discussed, two pixel bits are used to represent each pixel on the screen. These bits, referred to as Y and Z, may be read from the display RAM or along with the left/right bit which is set by crossing the horizontal color boundary, map each pixel to one of the 8 different color registers. The value in the color register then defines the color and intensity of the pixel on the screen associated with the pixel data bits. The intensity of the pixels is defined by the 3 least significant bits of each color register, 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits.

5

The color registers have addresses 0-7H; register 0 having address 0H, register 1 having address 1H, etc.

Referring back to FIG. 11B, a serial data decoder 694 decodes the bits Y and Z, and the left/right bit to determine to which of the color registers 224 the bits point. The serial data decoder 694 comprises a gate indicated generally at 696 in FIG. 13 and has the Z input line 620, the Y input line 622 and the left/right input 682 with the clock signal inputs  $7\overline{M}$  and 7M. The serial data decoder 694 further comprises a PLA 698 having pull-down 10 transistors 700 and pull-up transistors 702. The PLA 698 and 8 output lines indicated generally at 704 with one each connected to one of the color registers 224. A particular logic state of the pixel data bits Y, Z, and left/right activates a particular output line 704 which 15 enables the corresponding color register to output its contents. In this manner, these pixel data bits point to a unique color register.

When a color register is selected or identified, the contents of the color register is outputted to a latch 706 20 shown in FIG. 11B which has five output lines 708 connected to a color decoder 710 for the five color bits and 3 outputs connected to serially connected latches 712 and 714 by the line 716, for the 3 intensity bits. The output of the latch 714 is connected to an intensity 25 the clock signal PX. The clock generator 754 further decoder 718.

The intensity decoder 718 has further inputs for the "SYNC" and "BLANK" NTSC standard signals. These signals, together with the 3 intensity bits from the selected color register, determine the analog values of 30 the signal "VIDEO" at output line 720 together with a reference voltage of 2.5 volts at line 722.

The color decoder 710 further has inputs for the NTSC standard signals "BURST" and "BLANK" which, together with the 5 color bits from the selected 35 color register, determine the analog values of the "R-Y" signal on line 724 and the "B-Y" signal on line 726.

The 8 color registers, shown in greater detail and indicated at 224a-h, each comprise an 8 bit register having register select lines 216a-h, respectively, and 40 output enable lines 704a-h, respectively. Each color register is connected to the 8-bit data bus 66a so that any particular register may be addressed when its corresponding register select line is enabled in order to load the register with the color and intensity data. (A regis- 45 ter bit 240b0, typical of the other register bits of the color registers 224 is shown in greater detail in FIG. **34**.)

The Q output of each bit of the color registers is connected to the 8 bit latch indicated generally at 706. 50 The latch 706 has five outputs connected by a buffer 728 to the color decoder indicated generally at 710. (The unit 728a typical of the five units of the buffer 728 is shown in greater detail in FIG. 35.)

The color decoder 710 converts the 5 digital bits from 55 a color register into the analog color video signals R-Y and B-Y. The color decoder 710 comprises a PLA 730 (for the R-Y signal) and a PLA 740 (for the B-Y video signal) the outputs of which are coupled to the gates of a plurality of transistor switches 742 and 744, respec- 60 tively. The inputs of the switches 742 and 744 are selectively coupled to a plurality of series-connected resistors 746. The output of the switches 742 are connected to the output line 724 for the R-Y color video signal and the switches 744 are connected to the output line 726 for 65 the B-Y color video signal.

The 3 outputs of the latch 706 for the 3 intensity bits from the color registers 224 are connected to the latch

42

indicated at 712 whose outputs are connected to the latch 714. The output of the latch 714 is connected to the intensity decoder indicated generally at 718. The additional latches 712 and 714 provide a timing delay. The intensity decoder 718 decodes the 3 intensity bits from a color register and converts them into the analog intensity signal "VIDEO". The intensity decoder 718 comprises a PLA indicated generally at 748 whose output is coupled to the gates of the plurality of transistor switches 750. The input of the transistor switches 750 are selectively coupled to the series-connected resistors 752 with the output of these switches 750 connected to the VIDEO signal line 720. The intensity decoder 718 further supplies a 2.5 reference voltage on the line 722 from the series-connected resistors 752.

A clock generator 754 shown in FIG. 11D uses the 7M and 7M clock signals (7.159090 MHz square waves) to generate  $\Phi G$  and  $\overline{PX}$ . These are the clock signals for the system. The frequency of  $\overline{PX}$  is half that of 7M and the frequency of  $\Phi G$  is half that of  $\overline{PX}$ .

The clock generator 754, shown in greater detail in FIG. 13, comprises a divide-by-2 counter indicated generally at 756 having inputs 7M and  $7\overline{M}$ . The divideby-2 counter 756 has an output line 758 which carries comprises a second divide-by-2 counter indicated generally at 760 which has inputs 7M and  $7\overline{M}$  and the input PX from the divide-by-2 counter 756. The output of the divide-by-2 counter 760, line 762, is connected to a buffer indicated generally at 764 which has the output line 766 which carries the clock signal  $\Phi G$ . The output line 762 is also connected to an inverter and buffer indicated generally at 768 which has the output line 770 for the clock signal  $\Phi 1$  which is the same as  $\Phi G$  and the output 772 for the clock signal  $\Phi 2$  which is the inverse of clock signal  $\Phi G$ .

The clock generator 754 has an input 774 connected to the output of a third signal generator indicated generally at 776 which has inputs 7M, 7M and the HORI-ZONTAL DRIVE signal on the input line 778. The generator 776 generates a clear signal as a function of the HORIZONTAL DRIVE, 7M and 7M clock signals which clears the clock generator 764.

The relationship between 7M, HORIZONTAL DRIVE,  $\Phi G$  and  $\overline{PX}$  is illustrated in FIG. 41. The frequency of  $\overline{PX}$  is half that of 7M and the  $\Phi G$  clock signal is 1 of 7M. There are 455 cycles of 7M per horizontal line of pixels displayed and 113 and  $\frac{1}{2}$  of  $\Phi G$ cycles per horizontal line. Because of the extra <sup>3</sup>/<sub>4</sub> cycle,  $\Phi G$  must be resynchronized at the beginning of each line. This is done by the clear signal generator 776 which "stalls"  $\Phi G$  for 3 cycles of 7M and is initiated by clock signal HORIZONTAL DRIVE. PX is also stalled for the same amount of time.

FIG. 11E shows a television sync generator 780 which also uses the clock signal 7M and  $\overline{7M}$  to generate NTSC, SYNC, BURST and BLANK signals to be sent to the intensity decoder 718 and color decoder 710 (FIG. 11B). Also generated are the HORIZONTAL and VERTICAL DRIVE signals. The TV sync generator comprises a  $\Phi A$  and  $\Phi B$  generator 782 having the 7M and 7M clock inputs. The generator 782 has output lines 784 and 786 for the  $\Phi A$  and  $\Phi B$  clock signals, respectively, connected to a horizontal counter 788. The counter 788 has output lines 790 connected to input of a vertical counter 792 and outputs 794 connected to the inputs of a decoder 796. The horizontal counter 788 counts the  $\Phi A$  and  $\Phi B$  clock pulses and the decoder 794

decodes the output of the counter 788 to provide a HORIZONTAL BLANK signal on a line 800, a BURST signal on a line 802 and a HORIZONTAL DRIVE signal on a line 804. A decoder 806 is connected to the output of the vertical counter 792 and 5 provides a VERTICAL BLANK signal on a line 808, two signals related to a VERTICAL SYNC signal on lines 810 and 811 connected to inputs of the decoder 796 and a VERTICAL DRIVE signal on a line 812.

An OR gate 818 has inputs connected to the HORI- 10 ZONTAL BLANK signal line 800 and to the VERTI-CAL BLANK signal line 808 and has an output line 820 for the BLANK signal. The decoder 786 decodes the input lines 810 and 811 as well as the count of the counter 788 to produce the SYNC signal on line 798. 15

The SYNC, BLANK and BURST signals are NTSC standard timing signals and are utilized to generate the R-Y, B-Y and VIDEO signals. The HORIZONTAL DRIVE and VERTICAL DRIVE signals are used to synchronize the data chip with the address chip as well 20 nals as to provide clock signals for the vertical position counter 626 and horizontal position counter 628 (FIG. 11B). The HORIZONTAL DRIVE signal occurs once every horizontal raster scan line (63.5 microseconds), and VERTICAL DRIVE occurs once every field (16.6 25 display RAM. The color BURST signal time occurs milliseconds).

The  $\Phi A$  and  $\Phi B$  generator 782 is shown in FIG. 13 to comprise a counter 822 which is connected to an output buffer (indicated generally at 824) having output line 826 for the  $\Phi A$  clock signal and output line 828 for the 30 ΦB output signal, which are 2.045 MHz. (The counter 822 is shown in FIG. 36 to comprise a "divide by  $3\frac{1}{2}$ " counter having the input clock signal 7M and  $\overline{7M}$ .)

The counter 788 has 8 bits, 788a-h, and a programmed logic array, or PLA indicated generally at 35 830. (The logic circuitry of the counter bits 788a-g are logically similar to those shown in FIGS. 31 and 32 for the horizontal position counter 628 with the logic circuitry of the bit 788h shown in greater detail in FIG. 37.) The horizontal counter 788 is a divide-by-130 40 counter and has a frequency of 63.5 microseconds. The Q and  $\overline{Q}$  outputs of the bits 628*a*-*h* of the counter 788 are connected to the decoder indicated generally at 786 which comprises a programmed logic array 832. The output of the PLA 832 is selectively coupled to 3 flip- 45 flops 834-836 either directly or by logic elements 838. (The flip-flop 834 is typical of the flip-flop 834-836 and is shown in greater detail in FIG. 38.)

The flip-flop 836 has an output line 800 which carries the HORIZONTAL BLANK signal and is connected 50 to the OR gate 818 which comprises a NOR gate 840 and an inverter 842. An output line 802 of the flip-flop 835 (via a buffer 385) carries the BURST signal with the output line 798 of the flip-flop 834 (via a buffer 385 carrying the SYNC signal.) An output line 804 of the 55 delay elements 839 from the decoder PLA 786 carries the HORIZONTAL DRIVE signal.

The Q output of the bit 788b of the counter 788 is connected to the input 2 of a flip-flop 850 (shown in greater detail in FIG. 39.) The outputs C and  $\overline{C}$  of the 60 flip-flop 850 have a frequency of half that of the horizontal counter 788 and are connected to the clock inputs of the counter 792 having bits 792a-j. The counter 792 is a divide-by-512 counter and has a period of 1/30 of a second. (The counter bits 792b-j are logically simi- 65 lar to those shown in FIG. 24 with the bit 792a also logically similar but excluding those elements shown in phantom.) The Q and  $\overline{Q}$  outputs of the bits of the

counter 792 are selectively coupled to a programmed logic array indicated generally at 852 of the decoder 806. An output line 853 of the PLA 852 is connected to a flip-flop 856 (shown in greater detail in FIG. 38) having an output line 857. The output line 857 carries the VERTICAL BLANK signal and is connected to an input of the NOR gate 840. An output line 854 is connected to a shift register bit 858 (shown in greater detail in FIG. 23). The output of the shift register 858 is connected to a plurality of logic elements 859 having additional clock signal inputs  $\Phi 1$  and  $\Phi 2$  and an output line 860 which carries the VERTICAL DRIVE signal. The line 860 is connected by a buffer 862 to the VERTICAL DRIVE pad 864. FIG. 42 illustrates the relationship between SYNC,

VERTICAL BLANK and VERTICAL DRIVE signals. Each division represents 1 horizontal scan of the raster scan.

FIG. 43 illustrates the relationship between the sig-HORIZONTAL DRIVE, HORIZONTAL BLANK, SYNC and color BURST with each horizontal division equal to 3½ cycles of the clock 7M. The pattern repeats every 455 cycles of 7M. The shaded area voltages are determined by the pixel data bits from the when B-Y is at 1.7 v and the SYNC signal time occurs when VIDEO is at 0 v. The relationship between the HORIZONTAL DRIVE and VERTICAL DRIVE signals is illustrated in FIG. 41.

In memory write cycles, in which data is written to the display RAM, a control signal WRCTL (generated by the address chip) is activated and a memory control circuit 882 (FIG. 11F) of the data chip generates the DATEN control signal. The function generator (FIG. 11C) takes the data from the CPU from the microcycle data bus 66 and transfers it to the memory data bus in conjunction with the DATEN control signal. Of course, if the data is to be modified, the function generator will modify the data as required as it places the data on the memory data bus. The memory control circuit 882 has an additional input for another address chip generated control signal LTCHDO and an output line 884 at which the memory control circuit 882 outputs a second control signal which is a function of the LTCHDO control signal. The relationship between the data chip control signal DATEN and the address chip control signal WRCTL is shown for two memory write operations in FIGS. 12A and D.

The memory control circuit is shown in greater detail in FIG. 13 and is indicated generally at 882. The memory control circuit has an input line 886 for the WRCTL control signal which is connected by a plurality of logic elements 888 to a flip-flop 890 having an output line 892 which carries the DATEN control signal. The logic elements 888 include the transistor switch 889 which has a clock signal line 891 connected to the gate of the switch 889. The clock signal on the line 891 is a function of the clock signals  $\Phi 1$ , PX and  $\overline{PX}$ . The output line 892 (which carries the DATEN control signal is connected to a DATEN pad 896 by a buffer 385 and a buffer 894. The buffer 385 also has an output line 898 which also carries the DATEN control signal.

The memory control signal 882 further has an input line 900 for the LTCHDO control signal from the address chip. Line 900 is connected by a resistor and an inverter 902 to a NOR gate 904 having an additional input connected to the control signal line 891 and an input connected to the control signal  $\Phi 2$ . The output of

the NOR gate 904 is connected by a buffer 385 to an output line 884. The LTCHDO control signal from the address chip indicates to the data chip when valid data from the display RAM is present on the memory data bus. The OR/exclusive-OR circuit 480 (FIG. 13) uti- 5 lizes the control signal on the output 884 which is a function of the control signal LTCHDO to latch-up data from the memory data bus which is utilized in the OR and exclusive-OR operations.

Referring now to FIG. 13, the data chip generates 10 two further control signals, INPUT on a line 908 and OUTPUT on a line 910. These control signals are generated by the logic elements indicated generally at 912 which have an input line 914 for the IORQ CPU control signal, an input line 916 which carries the CPU control 15 microcycle generator 106 of the data chip shown in signal M1, and an input line 918 which carries the CPU control signal RD. The signals INPUT and OUTPUT indicate when an input or output operation is requested by the CPU and have a duration which is longer than that of the CPU control signals to compensate for delay 20 due to the microcycler.

## ADDRESS CHIP

The address chip 56 of the video processor 52 is shown in FIG. 10 to have inputs MXD0-MXD7 from 25 the microcycle data bus 66 with memory address outputs MA0-MA7 connected to a latch 950 whose output is connected to the display RAM address bus 952. The address chip relays addresses transmitted by the CPU whereby the CPU may selectively read the contents of 30 the display RAM, sequentially generates addresses for reading the display RAM synchronously with the display of pixels on the screen represented in the display RAM and handling and generating interrupts.

The address chip further has clock inputs  $\phi$  and  $\overline{\phi}$  35 from the buffer 100, CPU control signal inputs MI, RD, IORQ, MREQ and RFSH and CPU control signal outputs INT and WAIT from and to, respectively, the CPU. Outputs carrying the address chip generated signals LTCHDO and WRCTL are connected to the cor- 40 responding inputs of the data chip 54 with inputs connected to the data chip outputs VERT. DR. and HOR. DR. The address chip address bit has inputs A12-A14 connected to the CPU address bus 73, input LIGHT PEN from the light pen 62 (FIG. 2). Finally, inputs 45 TEST, VDD, VGG and VSS are connected to  $+5 v_{1}$ , +5 v, +10 v, and ground with the row address strobe signal RASO connected to an input of the logic elements indicated generally at 954 which generate the write enable (WE), column address strobe (CAS), chip 50 select (CS) and row address strobe (RAS) signals.

The address chip 56 of the video processor 52 is shown in a block diagram in FIG. 44. The address chip 56 has a microcycle decoder 1000 which selects 12 bits of address from the data from 8-bit data bus 66b con- 55 nected to the microcycle data bus 66 by a buffer 1001. The microcycle decoder 1000 is similar to the microcycle decoder 212 of the data chip and need not be discussed in detail.

A detailed circuit implementing the block diagram of 60 the address chip is shown in FIGS. 45A-J with a composite diagram of FIGS. 45A-J shown in FIG. 46. The interconnection of the microcycle decoder 1000 within the address chip is shown in FIG. 45 (with an address bit unit A0 typical of the units A0-A7, shown in greater 65 detail in FIG. 47 and address bit unit A8, typical of address units A8-A12 shown in greater detail in FIG. 48). The address bit units A0-A7 of the microcycle

decoder 1000 have an input line 1002 which carries the control signal LDL1 by which the low address bits A0-A7 are loaded. Similarly, the address bit units A8-A13 of the microcycle decoder 1000 have an input line 1004 which carries the control signal LDH1 by which the high address bits A8-A13 are loaded. The address bits are carried on the address chip data bus 66b which is connected to the microcycle data bus 66 by the tri-state buffer 1001 comprising units 1001a-h (with buffer unit 1001a, typical of the buffer units, shown in greater detail in FIG. 49). The control signals LDL1 and LDH1 are generated by the logic element indicated generally at 1006 in a manner similar to that for the LDL1 and LDH1 control signals generated by the FIG. 11A.

Referring back to FIG. 44, the outputs of the addess bit units A0-A7 of the microcycle decoder 1000 are connected to an address decoder 1008 also logically similar to the address decoder 214, (FIG. 11B) of the data chip. Thus the address decoder 1008 decodes the addresses transmitted by the CPU to activate an associated select line 1010-1018. As indicated in Table II, the address decoder 1008 will decode the address FH (when the INPUT control signal is present) which is operably connected to the horizontal feedback input register. As another example, address decoder 1008 will activate the line 1013 which is operably connected to the interrupt enable and mode registers when the address EH and the control signal OUTPUT are present.

The address decoder 1008 is shown in FIG. 45 to comprise a programmed logic array having input lines connected to the complemented and uncomplemented outputs of the address bit units A0-A7 of the microcycle decoder 1000, and input line 1020 for the OUTPUT control signal and an input line 1022 for the control signal INPUT. The select lines 1010-1017 of the address decoder 1008 for the horizontal feedback register, a vertical feedback register, an interrupt line register, the interrupt enable and mode register, an interrupt feedback register, a function generator register, a vertical blank register, a low/high resolution mode register, and an output line 1018 to the memory cycle generator, respectively, are also indicated.

The address bits A0-A7 from the microcycle decoder 1000, together with the address bits A8-A13 are conducted to a multiplexer 1024 which has 12 outputs as shown in FIG. 44. A scan address generator 1026 generates a 12-bit address which is used to read pixel data from the display RAM. The scan address is generated synchronously with the raster scan of the display and incrementally increases from OH to FFFH once every field (1/60 seconds).

The multiplexer 1024 sends either the scan address or the address from the CPU (via microcycle decoder 1000) to its 12 outputs. The outputs of the multiplexer 1024 are connected to a second multiplexer 1026 which multiplexes its 12 inputs to 6 address bits, MA0-MA5, in two "time slices" required for the  $4K \times 1$  16 pin RAMs which comprise the display RAM.

When the multiplexer 1024 sends the address bits from the CPU to its 12 outputs, the 12 address bits A0-A11 of the 14 input address bits A0-A13 from the microcycle decoder 1000 are selected in the low-resolution mode. In the high resolution mode, the 12 address bits A2-A13 are selected. The mode of operation, whether low or high resolution, is set by the logic statement of a low/high resolution mode flip-flop or register

1030 shown in FIG. 45. The flip-flop 1030 has the same address as the low/high flip-flop 606 of the data chip. (The logic circuitry of the flip-flop 1030 is shown in greater detail in FIG. 50.) The flip-flop 1030 has an output line 1032 shown in FIG. 44 to be connected to a 5 select input of the multiplexer 1024 so that the proper address bits from the CPU (via the microcycle decoder 1000) are selected when the address from the CPU is to be transmitted to the outputs of the multiplexer 1024.

The scan address generator 1026 which generates the 10 12-bit address used to read pixel data from the display RAM resets with every other 40 address counts in the low resolution mode (as there are 40 bytes per horizontal display line) so that the scan address generator 1026 counts from 0 to 39 twice and then counts from 40 to 79 15 twice, etc. This results in each pixel of a field being scanned twice. In other words, each two-bit pixel data is utilized twice in two consecutive horizontal scans. Since a frame consists of two interleaved fields, any particular pixel extends four horizontal scan lines in the 20 vertical direction.

The scan address generator 1026 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals generated by the data chip to synchronize the scan address generator with the data chip and the TV 25 by the serially connected transistor switch 1068 and raster scan.

The scan address generator is indicated generally at 1026 in FIG. 45 and comprises a counter 1034 having 12-bits 1034a-l and flip-flops 1036-1038. (The counter bits 1034a and 1034b are shown in greater detail in 30 FIGS. 51 and 52 respectively.) Bit 1034c, typical of bits 1034c-l is also shown in greater detail in FIG. 53. As seen in FIG. 53, each of the bits 1034c-l comprise a latch 1039 which is activated synchronously with the HORIZONTAL DRIVE pulse so that the count is 35 latched up with each HORIZONTAL DRIVE pulse which occurs after each 40 counts.

A line 1040 (FIG. 45) carrying the VERTICAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1042 to an input of 40 the flip-flop 1038. The output of the flip-flop 1038 is connected to the reset input R of the counter units 1034a-l. Thus, the VERTICAL DRIVE signal operates to reset the counter 1034 to 0 after each field has been scanned.

A line 1044 carrying the HORIZONTAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1046 to the input of the flip-flop 1037 whose output is connected to the D input of the flip-flop 1036 (which is shown in greater detail in 50 FIG. 54.) The Q and Q outputs of the flip-flop 1036 are connected to the 10 and 9 inputs, respectively, of the counter bits 1034d-l.

The other output of the flip-flop 1037 is connected to the input of a NOR gate 1048 having another input 55 connected to the output line 1032 of the low/high resolution flip-flop 1030 and still another input connected to the output of the least significant bit of a line counter to be described later. The output of the NOR gate 1048 is connected to the 1 input of the counter bits 1034a-l and 60 input connected to the address bit outputs A6-A11 of to the 2 input by an inverter 1050.

The output of the NOR gate 1048 will go low with every other scan line (as determined by the output of the LSB 1138a of the line counter 1138) upon a HORZ DR (HORIZONTAL DRIVE) pulse when in the low 65 resolution mode. This causes the counter to be reset to the count that was latched up in the latches 1039. Since the count latched up is 40 less than the current count,

the counter will count from 0-39 twice, 40-79 twice, 80-119 twice, etc. Thus a line of pixel data is utilized to define 2 consecutive scan lines in each field in the low resolution mode.

The scan address generator 1026 has an input line 1052 which carries a clock signal which is connected by a transistor switch 1054 and an inverter 1056 to the 4 input of the bits 1034a-l and to the 3 inputs by an inverter 1058, of the counter 1034. The generation of the clock signal carried by the line 1052 will be described later also.

The multiplexer 1024 and 1028 comprise the NOR gates indicated at 1058, each having an input connected to the address bit outputs A0-A6 of the microcycle decoder 1000, 6 NOR gates 1060, each having an input connected to the address bit outputs A2-A7, respectively, 6 NOR gates indicated at 1062, each having an input connected to the address bit outputs A6-A11, respectively, and 6 NOR gates 1064, each having an input connected to the address bits A8-A13, respectively, of the microcycle decoder 1000.

The output line 1032 of the low/high resolution flipflop 1030 is connected to the input of a NOR gate 1066 which is connected to the inputs of the NOR gates 1058 inverter 1070, with the output line 1032 also connected to the input of a NOR gate 1072 whose output is connected to the input of the NOR gate 1062 by the serially connected transistor switch 1074 and an inverter 1076. The output line 1032 is also connected to an inverter 1078 whose output is connected to the input of a NOR gate 1080. The output of the NOR gate 1080 is connected to the inputs of the NOR gates 1060 by a serially connected transistor switch 1082 and inverter 1084, with the output line 1032 also connected to an inverter 1086 whose output is connected to the input of a NOR gate 1088. The output of the NOR gate 1088 is connected to the inputs of the NOR gates 1064 by a serially connected transistor switch 1090 and an inverter 1092.

When the output of the low/high resolution mode flip-flop is a logical 0, (corresponding to the low resolution mode), the output of the inverter 1078 is a logical 1, the output of the NOR gate 1080 is a logical 0, and the output of the inverter 1084 is a logical 1 driving the 45 outputs of the NOR gate 1060 (corresponding to address bits A2-A7) to a logical 0 with the outputs of the NOR gate 1064 (corresponding to the address bits A8-A13) also being driven to a logical 0. In this manner, the NOR gates 1058 corresponding to the address bits A0-A5 and the NOR gates 1062 corresponding to the address bits A6-A11 are selected in the low resolution mode. On the other hand, when the output of the flip-flop 1030 is a logical 1, corresponding to the high resolution mode, the NOR gates 1060 and 1064 are selected which corresponds to the address bits A2-A13.

The multiplexers 1024 and 1028 further comprise 6 NOR gates 1094, each having an input connected to the address bit outputs A0-A6 of the counter bits 1034a-f, respectively, and the 6 NOR gates 1096, each having an the counter bits 1034g-l, respectively.

The multiplexers 1024 and 1026 have a VIDNXT2 clock signal input line 1098 which is connected to an input of the NOR gates 1066 and 1080 and to the NOR gate 1072 by a transistor switch 1100 and to the NOR gate 1088 by a transistor switch 1102. The gates of the transistor switches 1100 and 1102 are connected to the clock signal  $\Phi 1$ . The VIDNXT2 clock signal input line

1098 is also connected to the inputs of the NOR gates 1094 by the series-connected transistor switch 1104 and inverter 1106. The VIDNXT2 input line 1098 is also connected by the series-connected inverter 1108, transistor switch 1110, inverter 1112, transistor switch 1114, 5 and inverter 1116 to the inputs of the NOR gate 1096.

The logic state of the clock signal VIDNXT2 determines whether the address bits from the CPU (via the microcycle decoder 1000) or the address bits generated by the scan address generator 1052 are conducted to the 10 memory address bus indicated at 1118 which carries the address bits MA0-MA5. VIDNXT2 occurs 40 times a scan line and indicates that the next RAM access cycle is a "video" cycle. In a video cycle, the system reads pixel data from the display RAM to be displayed on the 15 screen. The generation of VIDNXT2 will be described later.

The outputs of the NOR gates 1058, 1060, 1062, 1064, 1094 and 1096 are selectively coupled to the output lines 1120-1125 by a plurality of transistor switches 1128. 20 The output lines 1120, 1121 and 1122 are each connected by a series-connected NOR gate 1130 and buffer 1132 (shown in greater detail in FIG. 55), to the MA0, MA1 and MA2 bits of the memory address bus 1118. The output lines 1123, 1124 and 1125 are each con- 25 nected by a series-connected NOR gate 1130 and buffer 1134 (shown in greater detail in FIG. 56) to the MA3, MA4 and MA5 bits of the memory address bus 1118.

If the logic state of VIDNXT2 on line 1098 is a logical 0, the output of the inverters 1106 and 1116 are a 30 logical 1 which drives the outputs of the NOR gates 1096 and 1094 (corresponding to scan address generator bits A0-A11) to a logical 0. Thus, the address bits from the scan address generator are not conducted to the memory address bus 1118 when VIDNXT2 is a logical 35 0. On the other hand, when the state of VIDNXT2 on line 1098 is a logical 1 indicating the next cycle is a video cycle, the output of the inverters 1070, 1084, 1072 and 1092 are a logical 1 which drives the outputs of the NOR gates 1058, 1060, 1062 and 1064 (corresponding to 40 the address bits from the CPU) to a logical 0.

The NOR gates 1094 have an additional clock signal input  $\Phi 1$  with the NOR gates 1096 also having an additional clock signal  $\Phi 2$  which is the inverse of the clock signal  $\Phi$ 1. Thus, when the address bits from the scan 45 address generator are to be transmitted to the memory address bus 1118, the clock signal  $\Phi 1$  goes low first which allows the address bits A0-A5 to be conducted first, followed by the address bits A6-A11 from the NOR gates 1096 when the clock signal 01 goes high and 50 the clock signal 01 goes low.

Similarly, the NOR gates 1058 (corresponding to the address bits A0-A5 during the low resolution mode) and the NOR gates 1060 (corresponding to the address bits A2-A7 during the high resolution mode) have an 55 additional clock signal input  $\Phi 1$  and the NOR gates 1062 (for bits A6-A11) and 1064 (for bits A8-A11) have the additional clock signal  $\Phi 2$ . When the address bits from the CPU are to be conducted to the memory address bus 1118, the bits are also transmitted in two 6-bit 60 slices, A0-A5 first, then A6-A11 (low resolution mode) or A2-A7 first, then A8-A13 (high resolution mode).

## SCREEN AND LIGHT PEN INTERRUPTS

An additional function of the address chip concerns 65 interrupts, namely a "screen" interrupt and "light pen" interrupt. The purpose of the screen interrupt is to synchronize the system "software" with the video system.

The CPU under the direction of the software or programming stored in the ROM's, can send a line number to an interrupt line register 1136 (which has address FH) shown in FIG. 44.

In the low resolution mode, bit 0 of interrupt line register 1136 is set to 0 and the line number is set to bits 1-7. In the high resolution mode, the line number is sent to bits 0-7. If the screen interrupt is enabled, the CPU will be interrupted when the display completes scanning the line which is contained in the interrupt register. A line counter 1138 counts the lines of pixels as they are displayed on the screen and the output of which is compared with the line number stored in the interrupt line register 1136 by a comparator 1140.

The output of the comparator 1140 sets a flip-flop 1142 which utilizes the HORIZONTAL DRIVE signal as a clock signal. The output of the flip-flop 1142 is connected to interrupt circuitry 1144 which generates an interrupt signal INT on an output line 1146 when the screen interrupt is enabled. The interrupt signal INT is transmitted to the CPU.

This interrupt can be used for timing since each line is scanned 60 times a second. It can also be used in conjunction with the color registers to make as many as 256 color-intensity combinations appear on a screen at the same time. Thus, after a screen interrupt, the data within the 8 color registers which can define 8 different color-intensity combinations may be changed to 8 additional color-intensity combinations with the interrupt line register contents also being changed to a subsequent line number. When this line is reached the process may be repeated until the full 256 possible combinations represented by the 5 color bits and 3 intensity bits in each color register have been displayed.

The light pen interrupt occurs when the light pen trigger is pressed and the video scan of the display crosses the point on the screen were the light pen is located which generates a signal LIGHT PEN on an input line 1148 to the interrupt circuitry 1144. When the light pen interrupt is enabled, the interrupt circuitry 1148 generates the interrupt signal INT and transmits it to the CPU.

The CPU interrupt routine resulting from the INT signal can read two registers to determine the position of the light pen. The line number which indicates the vertical position of the light pen is read from a vertical feedback register 1150 which has address EH. In the high resolution system, the line number is in bits 0-7. In the low resolution system, the line number is in bits 1-7, and bit 0 should be ignored.

The horizontal position of the light pen can be determined by reading a horizontal feedback register 1152 having address FH and subtracting 8. In the low resolution system, the resultant value is the pixel position 0 to 159. In the high resolution system, the resultant must be multiplied by 2 to give the pixel position, 0 to 358.

A horizontal position counter 1154 counts the pixel positions as the corresponding pixels are scanned. The counter 1154 is reset by the HORIZ DR signal and is clocked by the clock signal. The output of the horizontal position counter 1154 is connected to the horizontal feedback register 1152. The output of the line counter or vertical position counter 1138 is connected to the vertical feedback register 1150. When the light pen interrupt is enabled, the interrupt circuitry 1144, upon the occurrence of a LIGHT PEN signal, causes the horizontal feedback register 1152 to latch up the current horizontal position as indicated by the horizontal posi-

tion counter **1154**. Similarly, the vertical feedback register **1150** is caused to latch up the current vertical position or line as indicated by the line counter **1138**.

When the CPU acknowledges an interrupt, it reads 8 bits of data from the data bus. It then uses the data as an 5 instruction or an address. This data is determined by the contents of an interrupt feedback register **1156** which has address DH. The contents of the interrupt feedback register **1156** is originally set by the placement of data in it by the CPU. In responding to a screen interrupt, the 10 contents of interrupt feedback register are placed directly onto the data bus **66***a*. In responding to a light pen interrupt, the lower 4 bits of the data bus are set to 0 and the upper 4 bits are the same as the corresponding bits of the interrupt feedback register **1156**. Thus, if the lower 15 4 bits are 0, the CPU can determine that the light pen initiated the interrupt. Otherwise, the interrupt is a screen interrupt.

In order for the Zilog Z-80 to be interrupted, the internal interrupt enable flip-flop must be set by an EI 20 instruction and one or two of the external interrupt enable bits of an interrupt enable and mode registers 1158 which have address EH must be set. If bit 1 is set, light pen interrupts can occur. If bit 3 is set, screen interrupts can occur. If both bits are set, both interrupts 25 can occur and the screen interrupt has high priority.

The interrupt mode bits of the interrupt enable and mode register **1158** can determine what happens if an interrupt occurs when the Zilog Z-80 CPU interrupt enable flip-flop is not set. Each of the two interrupts 30 may have a different mode. In "mode 0" the Z-80 will continue to be interrupted until it finally enables interrupts and acknowledges the interrupt. In mode 1, the interrupt will be discarded if it is not acknowledged by the next instruction after it occurred. If mode 1 is used, 35 the software should be designed such that the system will not be executing certain Zilog Z-80 instructions when the interrupt occurs. The OP codes of these instructions being with CDH, DDH, EDH and FDH.

The line counter 1138 is shown in greater detail in 40 FIG. 45 and comprises 8 bits 1138a-h. (The bit 1138a is shown in greater detail in FIG. 57 with the bit 1138b, typical of bits 1138b-h shown in greater detail in FIG. 58.) The counter 1138 has an input line 1160 which is connected to the output of the logic elements 1046 45 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal occurs once for each line of pixels displayed on the screen. The line counter 1138 synchronously counts the lines as they are displayed and indicates the current line number being 50 light pen interrupt. displayed. The line counter 1138 has a reset input line 1162 which is connected to the output of the logic elements 1042 which have the VERTICAL DRIVE input signal. The line counter 1138 resets on each vertical drive pulse which occurs at the end of each field.

The output of each of the counter bits 1158a-h are connected to the inputs of the vertical feedback register indicated generally at 1150 and comprising bits 1150a-h(with typical bit 1150a shown in greater detail in FIG. 59). The vertical feedback register 1150 has a latch 60 enable line 1164 connected to the output of the interrupt circuitry indicated generally at 1144. When this line is enabled, in response to a LIGHT PEN signal from the light pen, the vertical feedback register 1150 latches up the current count contained in the line counter 1138. 65 The output of each bit 1150a-h is connected to the data bus 66b. The vertical feedback register 1150 has an output enable input connected by an inverter 1166 to

the register select line 1011 from the address decoder 1008. The CPU may read the contents of the vertical feedback register 1150 by transmitting its address to the address decoder wherein the line number contained within the vertical feedback register 1150 is conducted onto the data bus 66b to the CPU. The CPU will read the contents of the vertical feedback register 1150 in response to an interrupt signal INT after determining that the interrupt is a light pen interrupt by reading the interrupt feedback register. In this manner, the CPU can determine the vertical position of the light pen.

The horizontal position counter is indicated generally at 1154 and comprises bits 1154a-h (with bit 1154a shown in greater detail in FIG. 60 and bit 1154b, typical of bits 1154b-h, shown in greater detail in FIG. 61.) The counter 1154 further comprises a programmed logic array indicated generally at 1168. The horizontal position counter 1154 has clock inputs  $\Phi 1$  and  $\Phi 2$  and synchronously counts the pixels of the line of pixels being displayed. Thus, the count contained within the counter 1154 corresponds to the horizontal position of the last pixel displayed. The counter 1154 has a reset input line 1170 which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal which occurs at the end of each line of the raster scan causes the horizontal position counter 1154 to reset.

The outputs of the bits 1154a-g of the horizontal position counter 1154 are connected to the inputs of the bits 1152a-g, respectively, of the horizontal feedback register indicated generally at 1152. (Logic circuitry of the bits 1152a-g is similar to that shown for bit 1158a of the vertical feedback register shown in FIG. 59.) The output of the bits 1152a-g are connected to the data bus 66b.

The horizontal feedback register 1152 has a latch enable line connected to the line 1164 from the interrupt circuitry, such that the register 1152 can latch-up the current position count contained within the horizontal position counter 1154 upon a signal from the interrupt circuitry 1144 in response to the signal LIGHT PEN from the light pen. The horizontal feedback register 1152 has an input connected to the register select line 1010 from address decoder 1008 whereby the CPU may read the contents of the horizontal feedback register 1152 by transmitting the address of the horizontal feedback register 1152 to the address decoder. The CPU will read the horizontal feedback register to determine the horizontal position of the light pen in response to a light pen interrupt.

The output of the bits 1154*a*-*h* of the horizontal position counter 1158 are also connected to a decoder indicated generally at 1171 which includes a PLA 1275, a J-K flip-flop 1276 (shown in greater detail in FIG. 62) 55 and pull-ups 1173 whose outputs are selectively coupled to a NOR gate 1175. The output of the NOR gate 1175 is connected to a plurality of delays and inverters at 1177 which have an output line 1098 which carries the clock signal VIDNXT2.

VIDNXT2 is activated when the horizontal counter 1154 indicates a negative 1 or if bit 0 is a 1 and bit 8 is a 0, which occurs 40 times a scan line. Since the MUX 1024 utilizes VIDNXT2 as a select signal, the addresses generated by the scan address generator 1026 are selected 40 times a line. Furthermore, the scan address generator clock signal input line 1052 is connected to an output of the elements 1177 so that the scan address generator is clocked 40 times a scan line to output 40 sequential addresses synchronously with the MUX 1024. VIDNXT2 is also utilized to generate the RAS (row address strobe) signals at 1179 for the video cycles

The output of the line counter **1138** is also connected 5 to the inputs of the comparator 1140 shown to comprise 8 exclusive-OR units 1140a-h (with unit 1140a, typical of the units 1140a-h, shown in greater detail in FIG. 63) and a PLA 1172 connected to the outputs of the units 1140a-h. The comparator 1140 further comprises the 10 flip-flop 1142 connected to the output of the PLA 1172 by a NOR gate 1174. The comparator 1140 has further inputs connected to the outputs of the interrupt line register 1136 which comprises bits 1136a-h (with the bits 1130a-h logically similar to that shown in FIG. 50). 15 The interrupt line register 1136 which stores the screen interrupt line number from the CPU, has further input connected to the register select line 1012 from the address decoder 1008 by which the CPU may address the interrupt line register 1136 in order to input the inter- 20 rupt line number.

The comparator 1140 compares the number of the current line being displayed by the display unit as indicated by the line counter 1138 with the line number stored in the interrupt line register 1136. When the line 25 counter reaches the number in the line register 1136, the flip-flop 1142 (shown in greater detail in FIG. 64) is set. The flip-flop 1142 has an output line 1176 connected to the interrupt circuitry shown at 1144 which carries the screen interrupt signal to the interrupt circuitry.

The interrupt circuitry 1144 has an input line 1178 which carries the LIGHT PEN signal which indicates that the raster scan has crossed the point where the light pen 62 (FIG. 2) is located. The line 1178 is connected by resistor 1180 and NOR gate 1182 to the clock input of a 35 flip-flop 1184. The output of the flip-flop 1184 is connected to the input of a flip-flop 1186 (with flip-flop 1184 logically similar to that shown in FIG. 64 and flip-flop 1186 logically similar to that shown in FIG. 54).

The interrupt mode and enable registers 1158 comprise 5 bits 1158a-e (with bit 1158b shown in greater detail in FIG. 65 and bits 1158a and 1158c-e logically similar to that shown in FIG. 50). The output of bit nected to the input of an AND gate 1188 which is connected to the input of a NOR gate 1190. The other input to NOR gate 1190 is connected to the output of bit 4 or bit 1158e of the register 1158. The other input of the AND gate 1188 is connected to the output of a flip-flop 50 1192 (shown in greater detail in FIG. 66) whose input is connected to the output of a decoder indicated generally at 1194 which decodes the output of the horizontal counter 1154. The output of the NOR gate 1190 is connected by a NOR gate 1196 to the D input of the flip- 55 flop 1184.

The output line 1176 from the flip-flop 1142 (which carries the screen interrupt signal) is connected to the clock input of a flip-flop 1198 (logically similar to that of flip-flop 1184). The output of the flip-flop 1198 is 60 connected to the D input of a flip-flop 1200 (which is logically similar to that shown in FIG. 54 for the flipflop 1186).

The output of bit 3 or bit 1158d (which is the screen interrupt enable bit) of the interrupt enable and mode 65 registers 1158 is connected to the D input of the flipflop 1198. The output of the flip-flop 1184 is also connected by a line 1202 to the input of a plurality of logic

elements 1204 whose output is connected to a plurality of logic elements 1206 having the output line 1164 which is connected to the latch enable inputs of the vertical feedback register 1150 and horizontal feedback register 1152. The output of the flip-flop 1184 is also connected to the input of a NOR gate 1208 whose output is connected to a plurality of logic elements 1210 having an output line 1212. The output line 1212 is connected by a line 1214 to an output buffer 1216 whose output line 1218 carries the control signal INT which is the interrupt control signal to the CPU. The output line 1212 is also connected by a plurality of logic elements indicated generally at 1220 (which includes a flip-flop 1221) to the input of a flip-flop 1222. (The flip-flop 1221 and 1222 are logically similar to the flip-flop shown in FIG. 67.) The  $\overline{Q}$  output of the flip-flop 1222 is connected to the input of NOR gates 1223 and 1224 which have other inputs connected to a line 1225 which carries the CPU control signal M1 from the output of an inverter 1226 whose input is connected by a resistor 1228 to the CPU control signal M1 input 1230.

The output of the NOR gate 1223 is connected to the input of a NOR gate 1232 which has an input connected to the output of the NOR gate 1234. The NOR gate 1234 has an input connected to the  $\overline{Q}$  output of the flip-flop 1186 into the Q output of the flip-flop 1200 and an input connected to a line 1236 which is connected to the output of an inverter 1238.

The output of the inverter 1226 is connected to the 30 input of a NOR gate 1240 whose output is connected to a NOR gate 1242. The NOR gate 1242 has another input connected to the CPU control signal IORQ input pad 1244. The output of the NOR gate 1242 is connected by a buffer 1246 to the input of the inverter 1238.

The output of the NOR gate 1232 is connected by an inverter 1248 to the reset input of the flip-flop 1184. The output of the NOR gate 1224 is connected to the input of a flip-flop 1250 which has an input connected to the output of a NOR gate 1252. The NOR gate 1252 has an 40 input connected to the  $\overline{Q}$  output of the flip-flop 1200 and an input connected to the line 1236.

The output of the bit 1158a of the interrupt mode and enable register 1158 (which is the mode bit for the light pen interrupt) is connected to the input of the NOR gate 1158b or bit 1 (which is the light pen enable bit) is con- 45 1223. The Q output of the flip-flop 1158c (which is the mode bit for the screen interrupt) is connected to an input of the NOR gate 1224.

> The output of the AND gate 1188 is a logical 1 when the light pen interrupt enable bit 1158b and the output of the flip-flop 1192 from the decoder 1194 are logical 1. The flip-flop 1192 is set to 1 when the pixels being displayed are defined by the display RAM, i.e., they are not background pixels. A logical 1 output of the AND gate 1188 causes the NOR gate 1190 to output a logical 0 causing the NOR gate 1196 to output a logical 1 which is presented to the D input of the flip-flop 1184.

> The LIGHT PEN signal on line 1178 goes low when the raster scan crosses the point where the light pen is located causing the output of the NOR gate 1182 to go high which clocks the flip-flop 1184 to a logical 1 when the D input is a 1 which is a function of the light pen enable bit 1158b. The flip-flop 1186 will also be clocked to a logical 1. Since the output of the flip-flop 1184 is a logical 1, the output of the NOR gate 1208 is a logical 0 causing the output line 1212 and line 1214 to subsequently become a logical 1. This in turn causes the output line 1218 to become a logical 0 which is the CPU interrupt control signal INT for interrupts.

The logical 1 state on the line 1214 subsequently causes the flip-flop 1222 to assume a logical 1 state and the  $\overline{Q}$  output to assume a logical 0. With the light pen mode bit 1158*a* at a logical 0 (mode 0) the  $\overline{Q}$  output of the bit 1158*a* is a logical 1 which causes the output of the NOR gate 1223 to be a logical 0 and thus the output of the NOR gate 1232 depends upon the output of the NOR gate 1234. The flip-flop 1193 is set when the line number contained in the interrupt line register equals the current line number as indicated by the line counter 10 (which initiates a screen interrupt). For purposes of illustration, it will be assumed that this condition is not true and that the output of the flip-flop 1198 which is connected to an input of the NOR gate 1234 is a logical 0. The state of the input line 1236 to the NOR gate 1234 15 is a logical 0 when the CPU acknowledges an interrupt. Thus, if the interrupt is acknowledged, all of the inputs of the NOR gate 1224 are a logical 0 and the output is a logical 1 causing the output of the NOR gate 1232 to be a logical 0. This output is inverted by the inverter 20 1243 which causes the flip-flop 1184 to be reset which causes the interrupt signal INT on output line 1218 to return to a logical 1 state.

If the interrupt has not been acknowledged, the state of the input line 1236 is a logical 1 causing the output of 25 the NOR gate 1234 to be a logical 0, the output of the NOR gate 1232 to be a logical 1, and the output of the inverter 1248 to be a logical 0 and the flip-flop 1184 will not be reset. Thus, the interrupt signal INT will remain a logical 0 and the CPU will continue to be interrupted 30 until it acknowledges the interrupt since the light pen interrupt is in mode 0.

If the light pen mode bit 1158*a* contained a logical 1 (mode 1) the  $\overline{Q}$  output of bit 1158*a* is a logical 0. Since the  $\overline{Q}$  output of the flip-flop 1222 is a logical 0, when the 35 M1 signal also goes low (after the next instruction has been fetched) the output of the NOR gate 1223 will become a logical 1 causing the output of the NOR gate 1232 to be a logical 0 and the output of the inverter 1248 to be a logical 1 which resets the flip-flop 1184. When 40 this flip-flop is reset, the interrupt signal INT returns to a logical 1. Thus, the CPU must acknowledge the interrupt upon the next instruction if at all, in Mode 1.

The output of the screen interrupt enable bit 1158*d* is the D input of the flip-flop 1198 which is clocked by the 45 output of the flip-flop 1142. As noted before, the flipflop 1142 is set when the line number being displayed as indicated by the line counter 1138 reaches the line number stored in the interrupt line register 1136 which initiates a screen interrupt when enabled. If the enable bit 50 1158*d* contains a 1, the flip-flop 1198 will be clocked to 1 when the flip-flop 1142 is set. Otherwise, it will remain 0 since its D input is 0.

Since the output of the flip-flop **1198** is also connected to an input of the NOR gate **1208**, when the 55 flip-flop **1198** is set, the interrupt control signal INT subsequently goes low indicating an interrupt just as for the light pen interrupt. Modes **0** and **1** for the screen interrupt are indicated by the bit **1158**c also operate in a manner similar to that for the light pen interrupt. 60

Thus, the flip-flop 1222 subsequently assumes a logical 1 state when the  $\overline{INT}$  signal is activated due to a screen interrupt as well. With the screen interrupt mode bit 1158c at a logical 0 (mode 0), the  $\overline{Q}$  output of the bit 1158c is a logical 1 which causes the output of the NOR 65 gate 1224 to be a logical 0 and thus the output of the NOR gate 1250 depends upon the output of the NOR gate 1252.

The Q output of the flip-flop 1200 is set to 1 (after being clocked by M1) when the flip-flop 1198 is set and thus the  $\overline{Q}$  output of the flip-flop 1200 goes to 0. When the CPU acknowledges the interrupt (i.e., the state of the line 1236 becomes a 0) the output of the NOR gate 1252 becomes a logical 1. This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to reset. This in turn deactivates the interrupt signal  $\overline{INT}$ .

Had the screen interrupt mode bit 1158c been set to 1 (i.e., mode 1), the output of the NOR gate 1224 would go to 1 when the CPU signal M1 goes to 0 (i.e., after the next instruction). This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to be reset. Thus, the interrupt will be discarded if not acknowledged by the next instruction in mode 1.

The input feedback register is indicated at 1156 and comprises 8 bits 1156a-h (with bit 1156a typical of bits 1156a-d shown in greater detail in FIG. 68 and bit 1156e typical of bits 1156e-h shown in greater detail in FIG. 69). The D input and Q output of each bit of the interrupt feedback register 1156 is connected to the data bus 66b. The interrupt feedback register 1156 has an input connected to the register select line 1024 from the address decoder 1008 by which the CPU may address the interrupt feedback register and store interrupt data in the register. Each bit also has a latch enable input connected to the line 1236 which goes low when the CPU acknowledges the interrupt. Thus, when the CPU acknowledges an interrupt, the data contained within the interrupt feedback register 1156 is conducted to the data bus 66b and transmitted to the CPU. The bits 1156a-dhave a reset input connected by a line 1260 through the  $\overline{Q}$  output of the flip-flop **1200**.

When the flip-flop 1200 contains a logical 1 indicating a screen interrupt, the  $\overline{Q}$  output is a logical 0 and the data stored in the bits 1156a-h by the CPU is conducted back to the CPU on the data bus 66 unmodified when the CPU acknowledges the interrupt. Since the data is unmodified, it indicates to the CPU that the interrupt was a screen interrupt. However, if the flip-flop 1200 contains a logical 0, the  $\overline{Q}$  output is a logical 1 which causes the bits 1156a-d to all conduct 0's onto the data bus 66 in response to an interrupt acknowledge signal indicating a light pen interrupt. The bits 1156e-h are conducted unmodified. Since the flip-flop 1200 is set by the occurrence of a screen interrupt, screen interrupts have priority over light pen interrupts.

The output of the line counter 1138 is shown in FIG. 44 to be also connected to a comparator 1262 which also has inputs from a vertical blank register 1264. The vertical blank register 1264 contains the line number at which pixel data from the display RAM is no longer used to define the pixels displayed on the screen and has the same address as the vertical blank register of the data chip but is utilized for a different purpose. When the line counter 1138 reaches the line number contained within the vertical blank register 1264, the comparator 1262 outputs a signal which is used by a memory cycle generator 1266 to activate a memory refresh cycle.

The memory cycle generator controls memory cycles generated by either CPU initiated reads or scan address generator read operations. The generator inputs include the CPU control signals MREQ, RD, IORQ, M1 and RFSH, and address bits A12-A15 which are transmitted directly from the CPU. The RAS0-RAS3 outputs are generated by the memory cycle generator 1266 and are used to activate memory cycles. In the low resolution mode, only RASO is used to one bank of RAM (4K by 8). In the high resolution mode, all four RAS signals are used to control four banks of RAM 5 (16k $\times$ 8). Two other signals generated are WRCTL and LTCHDO which are control signals to the data chip. Also, a WAIT signal is generated to initiate a wait state in the CPU.

FIG. 45 and comprises 8 bits 1264a-h (with each bit logically similar to that shown in FIG. 50). The vertical blank register 1264 has a register select line 1016 at which the CPU may address the vertical blank register and input data from the data bus 66b which is the line 15 number at which "blanking" occurs. The Q and  $\overline{Q}$  output of each bit of the vertical blank register 1264 is connected to the comparator indicated generally at 1262 which comprises a programmed logic array 1268 which includes a plurality of pull-down transistors 1269 20 and pull-up transistors 1270 and a plurality of NOR gates 1271. The comparator 1262 also has inputs connected to the output of the line counter 1138 as previously mentioned.

the D input of a flip-flop 1272 (shown in greater detail in FIG. 64) which has a reset input connected to the output of a flip-flop 1300 (shown in greater detail in FIG. 58) which has an input connected to the most significant bit 1138h circuit of the line counter 1138. 30 The  $\overline{Q}$  output of the flip-flop 1272 is connected by a line 1274 to an input of the memory cycle generator indicated generally at 1266.

The memory cycle generator comprises a PLA 1275, which includes pull-down transistors 1276 and pull-up 35 function of the clock signal  $\Phi$  and  $\overline{PX}$  inputs to the logic transistors 1278, and a J-K flip-flop 1280 (shown in greater detail in FIG. 70). The generator 1266 further comprises J-K flip-flops 1282a-g (each of which is logically similar to that shown in greater detail in FIG. 66) and bits 4 and 5 of a function generator register (each of 40 which is logically similar to that shown in FIG. 50) having the same address as the function generator register of the data chip.

A RAS signal is generated for display RAM accesses and thus is the function of MREQ, and VIDNXT2 and 45 the address bits A12, A13 and A15 (to determine whether the memory access concerns the display RAM). A WAIT signal is generated to initiate a wait state in the CPU for all input and output operations (IORQ) to compensate for any delay due to the micro- 50 cycler since the CPU address bus and data bus "time share" the microcycle data bus. Wait states are similarly initiated for CPU read and write operations (for data and instructions). Two wait states from and to the display RAM are generated if the CPU is executing in- 55 structions in the display RAM.

An additional wait state is initiated if the CPU and the video processor attempt to access the display RAM at the same time. A  $\overline{WAIT}$  signal is transmitted to the CPU when VIDNXT2 is active (indicating the next 60 memory access cycle is to be a video cycle) and the CPU also requests the display RAM (MREQ). LTCHDO becomes active when data being read from the display RAM is on the display RAM data bus. LTCHDO enables the OR/exclusive-OR circuit of the 65 data chip to latch up the data on the memory data bus. WRCTL indicates that the present memory cycle is a write operation rather than a read.

The relationship between the input signals MREQ,  $\overline{RD}$  from the CPU and the clock signal  $\Phi$  to the memory cycle generator outputs WAIT, RAS, WRCTL and LTCHDO are shown for CPU read and write operations to the display RAM with FIGS. 12A and D illustrating write operations and FIGS. 12B and C, read operations. FIGS. 12C and D illustrate the extra wait state generated when a CPU read or write conflicts with a video cycle by the video processor. The shaded The vertical blank register is indicated at 1264 in 10 areas of the MAO-MA5 lines are determined by the address bits MA0-MA5.

The relationship between the inputs of CPU control signals  $\overline{IORQ}$ ,  $\overline{RD}$  and the clock signal  $\Phi$  and the memory cycle output WAIT is shown for input/output read operations in FIGS. 12E and G and input/output write operations in FIG. 12F. FIG. 12E illustrates an I/O read from the switch matrix ports 10H-17H and FIG. 12G illustrates I/O reads from the other ports.

The RASO output of the address chip is shown in FIG. 10C to be connected to the D input of a flip-flop 956 of the logic elements 954, whose Q output carries the CS/RAS (chip select and row address strobe) signal for the display RAM 42 and is connected to the RAM control signal bus 958. The clear input of the flip-flop The output of the comparator 1262 is connected to 25 956 is connected to the output of a NAND gate 960 having inputs connected to the Q output of the flip-flop **956**, the clock signal  $\Phi$  from the buffer 100 and the  $\overline{Q}$ output of a flip-flop 962.

The D input of the flip-flop 962 is connected to the clock signal  $\Phi$  and the O output is connected to the clock input of the flip-flop 956. The flip-flop 962 is clocked by the clock signal PX. The flip-flop 956 operates to invert the signal RASO and to delay it to produce the  $\overline{CS}/\overline{RAS}$  signal at its  $\overline{Q}$  output, the delay being a elements 954.

The **DATEN** output of the data chip 54 is connected to the input of a NOR gate 964 having a grounded input and an output connected to the enable input of the tristate drivers 966a-h connected to the DO output of the RAM chips 104a-h, respectively. The output of the drivers are connected to the memory data bus 102.

The output of the NOR gate 964 is connected to the input of a NAND gate 968 whose output is connected to the control signal bus 958 and carries the write enable signal, WE. The other input of the NAND gate 968 is connected to the Q output of a flip-flop 970 whose D input is connected to the Q output of the flip-flop 962. The  $\overline{Q}$  output of the flip-flop 970 is connected to the control signal bus 958 and carries the column address strobe  $(\overline{CAS})$  signal. The flip-flop 970 is clocked by the output of a flip-flop 972 which is enabled by the  $\overline{PX}$  and PX clock signals.

When DATEN goes low, the output of the NOR gate 964 goes high which turns off the drivers 966a-h. Subsequently, when the clock signal from the  $\overline{Q}$  output of the flip-flop 970 goes high, the output of the NAND gate 968 goes low which enables the RAM's 104a-h to have data written in them.

#### I/O CHIP

As noted before, the control handles 12a-d and the keypad 18 (FIG. 2) are connected to the I/O chip 50 and provide signals in response to manipulation by the players or operators to the I/O chip. The CPU 46 of the digital computer 44 receives the keypad and control handle input signals from the I/O chip 50 in the digital form. The I/O chip has a music processor which provides audio signals to RF modulator 58 in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The interconnection of the I/O chip 50 within the system is shown in FIG. 10C. The I/O chip has inputs 5 MXD0-MXD7 connected to the microcycle data bus 66 and inputs  $\overline{RD}$  and  $\overline{IORQ}$  for the CPU control signals READ and INPUT/OUTPUT REQUEST, respectively and inputs for the clock signals  $\Phi$  and  $\overline{\Phi}$ .

Outputs POT0-POT1 are each operatively con-10 nected to one of the potentiometers of the player control handles 12a-d. A signal transmitted to one of the potentiometers results in a signal returned to input MONOS which will be more fully explained later. Outputs SO0-SO7 are selectively coupled to the keys and 15 switches of the keypad 18 and player control handles 12a-d of the switch matrix shown in FIG. 8. Activation of one of the outputs SO0-SO7 results in signals being received at the switch inputs SI0-SI7 also to be more fully explained later. The I/O chip has power supply 20 inputs VDD, VGG and VSS connected to +5 v, +10v and ground, respectively, a TEST input connected to the +5 v supply and a RESET input connected to the extension plug 77.

block diagram in FIGS. 71A-C, through input and output instructions. Each input or output instruction has an address at which data is to be inputted from or outputted to. This address is transmitted to the input-/output chip 50 (FIG. 71A) via the microcycle data bus 30 66, tri-state buffer 1400, and I/O data bus 66c to a microcycle decoder 1402 which assembles the address in a manner similar to that described for the microcycle decoder of the data chip. The microcycle decoder 1402 assembles the 11 bit address, A0-A10, which is decoded 35 by an address decoder 1404. The address decoder 1404 has an input for the INPUT control signal and input for the **OUTPUT** control signal which are activated in conjunction with an input or an output instruction, respectively. The address decoder 1404 decodes the 40 address from the microcycle decoder 1402 and activates one of the select lines 1406-1415 with select lines 1406 comprising eight select lines SO0-SO7. The particular select line activated depends upon the address transmitted to the address decoder 1404 and the state of the 45 INPUT and OUTPUT control signals.

The select lines SO0-SO7 have addresses 10-17H and are activated with an input instruction. When one of these lines is activated, the switch matrix (shown in FIG. 8) will feedback the associated 8 bits of data on an 50 input bus, SI0-SI7 indicated at 1418 to a multiplexer 1420 which will gate the data to a data bus 66d which is connected to the microcycle data bus 66 by the tri-state buffer 1400. Thus for example, if an input instruction transmits the address 12H to the address decoder 1404, 55 the select line SO4 will be activated which will cause the keypad data indicated at 1422 (FIG. 8) of the switch matrix to be conducted to the microcycle data bus on the input data bus 1418.

The select lines 1407-1414 are output register select 60 lines. These lines are activated with the concurrence of the OUTPUT control signal (which is activated by an output instruction) and the associated address (Table II) of a master oscillator, tone A frequency, tone B frequency, tone C frequency, vibrato and noise volume 65 registers. In addition are the tone C volume, noise modulation, and MUX output registers and tone A and tone B volume output registers. These output registers are

part of the music processor in which the CPU loads data with output instructions. This data determines the characteristics of the audio signal that is generated.

The CPU can read the positions of the four potentiometers 17 of the four player control handles 12a-d(FIG. 1) through an analog-digital converter circuit indicated generally at 1422. The potentiometers are continuously scanned by the analog-digital (A-D) converter circuit and the digital results of the conversion are stored in the pot 0-3 registers 1424. The CPU reads these registers with input instructions.

The CPU can address the registers 1424 by transmitting the address of one of the registers to the address decoder 1404 which activates the select line 1415. A potentiometer (or pot) register address decoder 1426 has an input for the select line 1415 as well as the address bits A0 and A1. The pot register address decoder 1426 decodes these inputs to select one of the four registers, pot 0-pot 3. A selected register feeds back all 0's when the corresponding potentiometer is turned fully counterclockwise and all 1's when turned fully clockwise.

The CPU communicates with the I/O chip shown in the transmitted to the inputs of a scan decoder 1430 which has a 4-bit output line 1432 indicated as POT 0-3 and 4 registers and dress at which data is to be inputted from or the transmitted to the inputs of the POT 0-3 lines 1432 is operatively connected to the pot 0-3 registers 1424. Each line of the POT 0-3 lines 1432 is operatively connected to an associated potentiometer. Thus, for example, the POT 0 line of the line 1432 is shown connected to the associated potentiometer 17 of the player control handle 12a in FIG. 72. The potentiometer is connected to a capacitor 1436 having an output line 1438 which carries the analog signal MONOS.

Referring back to FIG. 71A, a comparator 1440 has an input for the analog signal MONOS which is compared to a reference signal REF. The output of the comparator 1440 is connected to a counter 1442 which counts until the voltage signal MONOS across the capacitor 1436 reaches the reference REF.

The scan decoder 1430 decodes the output of the scan counter 1428 to sequentially activate the POT 0, POT 1, POT 2 and POT 3 lines of the lines 1432. Thus, when the POT 0 line is activated, the capacitor 1436 shown in FIG. 72 will begin to charge and the MONOS analog signal will begin rising. As the MONOS signal rises, the counter 1442 continues counting until the MONOS signal reaches the RAF signal. At that point, the counter 1442 stops. The rate at which the capacitor charges is related to the setting of the associated potentiometer. Thus the count that the counter 1442 reaches is determined by the potentiometer setting.

Synchronously with the sequential activation of the output lines 1432, the register select lines 1434 are activated such that the pot 0 register is selected to input the output of the counter 1442 after the POT 0 line is activated and the output of the counter 1442 is determined by the setting of the potentiometer of the control handle 12a. Next, the pot 1 register is selected to input the digital data representing the setting of the potentiometer of the control handle 12b, etc.

The CPU may then input this data by sending the corresponding addresses of the potentiometer registers 1424 (Table II) to the address decoder 1404 and pot register address decoder 1426. Each of the pot 0-3 registers 1424 are connected to the multiplexer 1420 by an 8 bit output line 1444. The multiplexer 1420 has an input for the line 1415 such that when an address corresponding to one of the pot 0-3 registers 1424 is sent by the

CPU to input the data contained by the registers 1424, the multiplexer 1420 selects the 8 bits of data on the line 1444 from the registers 1424 and conducts them to the data bus 66d.

The I/O chip is shown in greater detail in FIGS. 5 73A-M with a composite diagram of FIGS. 73A-M shown in greater detail in FIG. 74. The microcycle decoder is indicated generally at 1402 in FIG. 73 and comprises 11 bit circuits 1402a - k for the address bits A0-A10, respectively, (with the decoder bit circuit 10 1402a typical of the bits 1402a-k shown in greater detail in FIG. 75). The low address bits A0-A7 are loaded by the bit circuits 1402a-h of the microcycle decoder 1402 on the control signal LDL1, with the high address bits A8-A10 loaded on the control signal LDH1 in a man- 15 ner similar to that for the microcycle decoders of the address and data chips.

The address decoder is indicated generally at 1404 in FIG. 73 and comprises a PLA just as for the address and data chips. The address decoder 1404 decodes the ad- 20 dress bits from the microcycle decoder 1402 and activates one of the switch matrix input port select lines SO0-SO7 indicated at 1406, (each of which is the output of a driver 1704, shown in greater detail in FIG. 76) if the corresponding address is present as well as the 25 control signal INPUT on line 1446. Similarly, the address bits can be decoded to activate the associated music processor output port select lines 1407-1414 if the output control signal OUTPUT on line 1448 is active. All the music processor registers can be loaded with 30 one Z-80 OTIR instruction. The contents of register C should be sent to output port address 18H, register B to 8H and HL should point to the 8 bytes of data. The output lines 1451 are sequentially activated such that the register select lines 1414-1407 are sequentially acti- 35 vated with the data pointed to by HL going to output port 17H (noise volume register) and the next 7 bytes going to output ports 16H-10H.

The pot register input select line 1415 of the address decoder 1404 is also indicated. The switch input lines 40 SI0-SI7 are indicated generally at 1418 and are operatively connected to the multiplexer indicated generally at 1420. The gates of the transistor switches which comprise the multiplexer 1420 are connected to the output of an inverter 1450 whose input is connected to 45 the line 1415. When the logic state of the line 1415 is a logical 1, the pot 0-3 registers 1424 are selected causing output of the inverter 1450 to be a logical 0 which turns off the transistor switches of the multiplexer 1420 thereby turning off the SIO-SI7 inputs. 50

The pot 0-3 registers are indicated generally at 1424 (with the least significant bit 1424a of the pot 0 register typical of the bits of the registers 1424, shown in greater detail in FIG. 77.) The output of each of the potentiometer registers 1424 is connected by the 8-bit output line 55 1444 to the output of the associated transistor switches of the multiplexer 1420. The output of the switches of the multiplexer 1420 are also connected to the 2 input of the tri-state buffer indicated generally at 1400 (with unit 1400a, typical of the 8 units of the tri-state buffer 1400 60 of the output lines 1432. shown in greater detail in FIG. 78) by the I/O chip data bus 66d. The input/output terminal 3 of each unit of the tri-state buffer 1400 is connected to the microcycle data bus 66.

output of an inverting gate 1553 (shown in greater detail in FIG. 79) which has an input line 1555 and an input line 1557, both from the address decoder 1404. The line

1555 is activated by addresses 10H-17H (the switch matrix input ports) and the line 1557 is activated by addresses 1CH-1FH (the potentiometer input registers). The activation of either line allows the tri-state buffer 1400 to transmit the data from the switch matrix or the

potentiometer registers to the microcycle data bus 66. The scan counter is indicated generally at 1428 in FIG. 73 and comprises a 2-bit counter (with the least significant bit 1428a shown in greater detail in FIG. 80). The inputs of the counter 1428 are connected to the output of a flip-flop 1452, the output of which is connected to an input line 1454 which carries the clock signal. The output of the scan counter 1428 is connected to the scan decoder indicated generally at 1430 which comprises a PLA having four output lines 1432 and four output lines 1434.

The output lines 1432 are connected to the POT 0, POT 1, POT 2 and POT 3 output pins of the I/O chip, respectively, by a buffer 1456 (shown in greater detail in FIG. 81). Each of the output lines 1434 of the PLA of the decoder 1430 are connected to a register select input 4 of each bit of a register of the pot 0-3 registers 1424.

As the counter 1428 cycles through its 4 output states (as it is a 2-bit counter) the POT 0-3 lines of the output lines 1432 are sequentially activated. As each output line is activated, a capacitor operatively connected to the potentiometer associated with that particular output line charges at a rate as determined by the setting of the potentiometer. The output of each capacitor is operatively connected to the MONOS input 1658 of the I/O chip which is connected by a resistor 1660 to the input of the comparator 1440. The comparator 1440 has another input connected to the junction of a voltage divider 1662 which generates the voltage reference signal REF.

The output of the comparator 1440 is connected to the input of a plurality of logic elements indicated at 1664 which includes gates 1666-1669, with gate 1666, typical of gates 1666-1669 (shown in greater detail in FIG. 82). Also included are gates 1670-1672 (with gates 1670 and 1672 shown in greater detail in FIG. 83.) (The gate 1671 is also logically similar to that shown in FIG. 83, but VDD and VSS are interchanged.)

The output 4 of the gate 1666 is connected to a stop input 6 of each bit of the counter indicated generally at 1442 (with bit 1442a typical of the bits of the counter 1442 shown in greater detail in FIG. 84). The counter 1442 is clocked by a 2-bit counter 1678 (with bit 0 or 1678a, and bit 1, or 1678b, shown in greater detail in FIGS. 85 and 86, respectively, and buffer 1679 shown in greater detail in FIG. 87). The counter 1678 has an input for the clock signal  $\Phi$  from a buffer 1681 (also shown in greater detail in FIG. 87.) The output of the counter 1678 at the buffer 1568 is the clock signal  $\Phi$ divided by four. The counter 1442 counts until the MONOS signal reaches that of the REF reference signal such that the count contained within the counter 1442 is proportional to the potentiometer setting of the potentiometer associated with the particular output line

Synchronously with the activation of the output lines 1432, the pot register select lines 1434 are sequentially enabled such that pot 0 of the registers 1424 is selected and enabled to latch up the data output of the counter The 1 input of each buffer unit is connected to the 65 1442 when the counter 1442 indicates the positional setting of the potentiometer ("pot 0") associated with control handle 12a, etc. Accordingly, the output of each bit of the counter 1442 is connected by the logic

gates indicated generally at 1468 to the 1 input of a bit of each register of the potentiometer registers 1424.

When a particular pot line of the POT0-POT3 lines 1432 is activated, the associated capacitor begins charging until the MONOS signal on the line 1658 reaches the REF voltage as determined by the comparator 1440. One delay later (gate 1666), the counter 1442 is stopped. If IORQ is not active, one delay later (gate 1667) the output lines 1434 of the scan decoder are enabled so that one of the pot registers 1424, corresponding to the count of the scan counter 1430, can latch up the count output of the counter 1442. One delay later (gate 1671), the output lines 1432 are turned off. Also one delay after gate 1667 (gate 1668), the scan counter is incremented and the counter 1442 is reset.

One delay later (gate 1670), a DISCHARGE signal on a line 1674 (which is the output of a buffer 1676 shown in greater detail in FIG. 88) discharges the capacitor. When the counter 1442 reaches 64, one delay later (gate 1670) the DISCHARGE signal is turned off.<sup>20</sup> Two delays (gates 1669 and 1671) after the counter 1442 reaches 64, the POT0-POT3 lines 1432 are enabled so that the particular pot line of the lines 1432 corresponding to the incremented count of the scan counter 1428 is activated to start the cycle all over.<sup>25</sup>

The pot register address decoder is indicated generally at 1426 in FIG. 73 and comprises a PLA having an input line 1415 from the address decoder 1404 and input lines 1469 and 1471 for the address bits A0 and A1, respectively. The CPU can read the contents of any particular potentiometer register 1424 by transmitting the appropriate address to the address decoder which activates the line 1415. The address bits A0 and A1 come directly from the microcycle decoder 1402 and determine which of the 4 registers, pot 0-3, is selected.

The INPUT and OUTPUT control signals are generated on the output lines 1446 and 1448, respectively, of a generator indicated generally at 1680 and includes gates 1682–1686 (and are logically similar to that shown  $_{40}$ in FIG. 89). Also included is counter bit 1688 (shown in greater detail in FIG. 86).

### MUSIC PROCESSOR

A block diagram of the music processor of the I/O 45 chip is shown in FIG. 71B and C. The music processor can be divided into two sections. The first section (shown in FIG. 71B) generates a master oscillator frequency and the second section (shown in FIG. 71C) uses the master oscillator frequency to generate tone 50 frequencies and the analog AUDIO output.

The frequency of the master oscillator is determined by the contents of several output registers. The contents of all registers in the music processor are set by output instructions from the CPU.

The master oscillator frequency is a square wave whose frequency is determined by 8 binary inputs to a master oscillator 1470 and a clock signal. This 8 bit input word is the sum of the contents of a master oscillator register 1472 (having address 10H which activates 60 the register select line 1407) and the output of a multiplexer 1474. The multiplexer 1474 is controlled by the output of a one bit multiplexer register 1476 (having address 15H which activates the register select line 1412). The addition of the contents of the master oscillator register 1472 and the output of the multiplexer 1474 is performed by an 8 bit adder 1478 which has an 8 bit output connected to the master oscillator 1470.

If the multiplexer register 1476 contains a logical 0, then the data from a "vibrato" system, indicated generally at 1480, will be conducted through the multiplexer 1474. The 2 bits from a 2-bit vibrato frequency register 1482 (having address 14H) determine the frequency of the square wave output of a low frequency oscillator 1484. The output of the low frequency oscillator 1484 is operatively connected to the input of a set of logic gates 1486 represented by an AND gate. The vibrato system 1480 further comprises a 6-bit vibrato register 1488 (also having address 14H) which is operatively connected by a 6 bit output line to the "AND" gate 1486. The 6-bit word at the output of the AND gate oscillates between 0 and the contents of the vibrato register 1488 since the contents of the vibrato register 1488 are being "ANDed" with the output of the low frequency oscillator 1484, with the frequency of oscillation determined by the contents of the vibrato frequency register 1482. The 6-bit output word of the AND gate 1486, along with 2 logical 0 bits (when the MUX register 1476 contains a logical 0) are conducted through the multiplexer 1474 to the 8 bit adder 1478 to be added to the contents of the master oscillator register. This causes the master oscillator frequency to be modulated between two values since the frequency is a function of alternatively the contents of the master oscillator register and the sum of the contents of the master oscillator register and the output of AND gates 1486 thus giving a vibrato effect.

If the multiplexer register 1476 contains a logical 1, the data from a "noise" system, indicated generally at 1490, will be conducted through the multiplexer 1474 to the 8-bit adder 1478. An 8-bit "noise volume" register 1492 is operatively connected to the input of a set of gates 1494 also represented by an AND gate. An 8-bit noise generator 1496 is also operatively connected to the inputs of the "AND" gate 1494. The output of the noise generator is an 8-bit word that constantly varies. The gate 1494 functions as 8 AND gates so that each output bit of the noise volume register 1492 is ANDed with an output bit of the noise generator 1496. Thus the 8 bit output word from the noise volume register determines which bits from the noise generator will be present at the output of the gates 1494. Accordingly, if a bit in the noise volume register 1492 is 0, the corresponding bit at the output of the gates 1494 will also be 0. If a bit in the noise volume register is 1, the corresponding bit at the output of the AND gate will be a noise bit from the noise generator. This 8 bit word from the gates 1494 is conducted through the multiplexer 1474 (when the multiplexer register 1476 contains a 1) to the 8-bit adder 1478. Thus, the master oscillator frequency can be modulated by noise. Modulation can be completely disabled by setting the noise volume register 1492 to 0 if noise modulation is being used, or by setting the vibrato regis-55 ter 1488 to 0 when vibrato is used.

In the second part of the music processor shown in FIG. 71C, the square wave from the master oscillator on the output line 1498 of the master oscillator 1470 (FIG. 71B) is conducted to the clock input of 3 tone generator circuits, tone generators A, B, and C indicated at 1500, 1502 and 1504, respectively, which produce square waves at their outputs. The frequency of the outputs of each tone generator register and the master oscillator frequency. Accordingly, a tone generator "A" register 1506 is connected to the input of the tone generator A, a tone generator "B" register 1508 is connected to the input of the tone generator B and a

5

Fr

tone generator "C" register 1510 is connected to the inputs of the tone generator C.

The output of the tone generator A which carries the square wave output is operatively connected to the inputs of a set of gates indicated at 1512 which function as 4 AND gates, with the other 4 inputs of the "AND" gates 1512 operatively connected to the outputs of a tone volume "A" register 1514. The 4-bit output word of the AND gate 1512 oscillates between 0 and the contents of the tone volume "A" register 1514 at the frequency of the output of the tone generator A.

Similarly, the output of the tone generator B is operatively connected to the inputs of 4 "AND" gates indicated at 1516 with the other 4 inputs operatively con- 15 nected to the outputs of a 4-bit tone volume "B" register 1518 and the output of the tone generator C operatively connected to the inputs of 4 "AND" gates 1520 with the other 4 inputs of the AND gates 1520 operatively connected to the outputs of a 4 bit tone volume "C" register 20 1522. The four-bit output of each set of AND gates oscillates between 0 and the contents of the associated tone volume register.

The output of the AND gates 1512 is operatively connected to a digital-analog converter 1524 whose <sup>25</sup> output oscillates between ground and a positive analog voltage determined by the contents of the tone volume "A" register 1514 at a frequency determined by the tone generator A. Similarly, the output of the AND gates 1516 are operatively connected to a digital-analog converter 1526 and the outputs of the AND gates 1520 are operatively connected to a digital-analog converter 1528

A 4th tone generator comprises a set of gates indi- 35 cated at 1530 which function as 4 AND gates which each have an input operatively connected to a line 1532 which carries a bit from the noise generator 1496 (FIG. 71B). The output of this bit of the noise generator 1496 is a square wave having a constantly varying frequency. 40 The input 1532 is ANDed with 4 volume bits on lines 1534 from the noise volume register 1492 (FIG. 71B). The set of AND gates 1530 operate the same way as the AND gates for the tones A-C, except that a noise modulation register 1536 (having address 15H which acti- 45 multiplexer in which the outputs from the vibrato frevates register select line 1412) must contain a logical 1 for the outputs of the AND gate 1530 to oscillate.

The outputs of the AND gates 1530 are operatively connected to a digital-analog converter 1538. The analog outputs of the 4 D-A converters 1524, 1526, 1528 50 and 1538 are summed to produce a single audio output, AUDIO. This output is transmitted to the RF modulator 58 (FIG. 2).

The master oscillator is indicated generally at 1470 in 55FIG. 73 and comprises a programmable counter which can count up to FFH from the number presented at its program input. The programmable counter includes 8 units 1542a-h (with unit 1542a, typical of units 1542a-g. shown in greater detail in FIG. 90 and unit 1542h shown  $_{60}$ in greater detail in FIG. 91) and a PLA indicated generally at 1544. The units 1542a-h have inputs 4 and 5 for the clock signal  $\Phi$  from the buffer 1681. The frequency, Fm, of the master oscillator 1470 is a function of the contents of the master oscillator register and the clock 65 signal and is given by the following formula (in the absence of any modulation by the vibrato system 1480 or noise system 1490):

$$r = \frac{1789}{(\text{contents of Master Osc. Reg. 1472}) + 1}$$
 Khz

The master oscillator register is indicated generally at 1472 and comprises 8 bits (with each bit circuit logically similar to that shown in FIG. 75), each having an input for the register select line 1407. The output of the master oscillator register 1472 is connected to the inputs of 10 the 8-bit adder indicated at 1478 which comprises 8 bits 1478a-h. (Bit 1478b, typical of bits 1478a-g is shown in greater detail in FIG. 92 with bit 1478h shown in greater detail in FIG. 93.) The outputs of the adder are connected to the program inputs 1 of the master oscillator 1470.

The other inputs of the 8-bit adder 1478 are connected to the outputs of the multiplexer indicated generally at 1474. The output of the 8 bit adder 1478 is the sum of the contents of the master oscillator register 1472 and the output of the multiplexer 1474, which determines the frequency of which the master oscillator 1470 oscillates.

The multiplexer 1474 is shown in FIG. 73 to comprise a plurality of transistor switches 1546 and 1547. The gates of switches 1547 are connected by an inverter 1548 to an input line 1550 with the gates of the switches 1546 connected to the output of the inverter 1548 by an inverter 1549. The input line 1550 is connected to the output of the multiplexer register 1476 which is bit 4 of 30 the output register having address 15H shown in FIG. 73 (with bit 4 shown in greater detail in FIG. 75).

The "AND" gates 1486 are shown to comprise a plurality of NOR gates indicated at 1486 whose inputs are connected to the 6 outputs of the bits 1488a-f of the vibrato register 1488 (each bit being logically similar to that shown in FIG. 75). The vibrato register 1488 is the first 6 bits of the output register having the address 14H and the register select line 1411. The last 2 bits 1482a and b (also shown in greater detail in FIG. 75) comprise the vibrato frequency register 1482. The output of the 2 bits 1482a and b are connected to the inputs of the low frequency oscillator indicated generally at 1484.

The low frequency oscillator 1484 comprises a 4-to-1 quency register 1482 are connected by a plurality of logic gates 1552 to the gates of four transistor switches 1554 of the multiplexer. The inputs of the transistor switches 1554 are connected to the 4 most significant bits 1556a-d of a counter comprising 13 bits 1556a-m. (The bit 1556a, typical of the bits 1556a-l, is shown in greater detail in FIG. 83 with the bit 1556m shown in greater detail in FIG. 85.)

The output of the transistor switches 1554 are connected to one another and to the other inputs of the NOR gates 1486. The logic state of the bits of the vibrato frequency register 1482 determine which of the outputs of the bits 1556a-d are selected which determines the frequency of oscillation of the output of the low frequency oscillator 1484. The value 00 of the bits of the vibrato frequency register correspond to the lowest frequency and the value 11 corresponds to the highest. When the output of the low frequency oscillator 1484 is a logical 1, the NOR gates 1486 are each a logical 0, otherwise the contents of the vibrato frequency register 1482 are inverted and conducted to the multiplexer 1474. In this manner, the contents of the vibrato register 1488 are "ANDed" (negative logic) by

the NOR gates 1486 with the output of the low frequency oscillator 1484.

The set of "AND" gates 1494 are shown to comprise a plurality of NOR gates indicated at 1494 in FIG. 73. The noise generator comprises a number generator and is indicated generally at 1496. The number generator comprises a 15-bit shift register 1558 (with each bit logically similar to that shown in FIG. 94) and an exclusive-OR gate indicated at 1560. The inputs of the NOR gates 1494 are connected to the outputs of the 8 most 10 significant bits of the shift register 1558. The output of the two most significant bits are connected to the inputs of the exclusive-OR gate 1560 whose output is connected to the input of the least significant bit of the shift register 1558. The output of the 8 most significant bits of 15 the shift register 1558 is a binary number that constantly changes with each clock signal to the shift register 1558. The other inputs of the NOR gates 1494 are connected to the outputs of noise volume register indicated at 1492 (each bit being logically similar to that shown in FIG. 20 75) and having an input connected to the register select line 1414. The shift register 1558 is clocked by a 4 bit counter 1559, having bits 1559a-d and an input connected to the output of the buffer 1679 of the counter 1678, which also provides the clock signal for counter 25 1556 of the low frequency oscillator 1484. (The bit 1559a is shown in greater detail in FIG. 85 with bit 1559b, typical of the bits 1559b-d, shown in greater detail in FIG. 86.)

If any particular bit of the noise volume register 1492 30 is a logical 1, the output of the corresponding NOR gate of the NOR gates 1494 is a logical 0. Otherwise, the output of the corresponding NOR gate 1494 is the inverse of the associated bit from the noise generator 1496. In this manner, the output of the noise generator 1496 is "ANDed" (negative logic) with the output of <sup>35</sup> the 8 bits of the noise volume register 1492. The contents of the multiplexer register 1476 on line 1550 determines whether the multiplexer 1474 conducts the output of the NOR gates 1486 from the vibrato system or 40 the output of the NOR gates 1494 from the noise system, to be summed with the contents of the master oscillator register 1472 by the 8 bit adder 1478.

The master oscillator 1470 further comprises a plurality of logic elements indicated at 1562 (which include gates 1564 and 1566 which are logically similar to the  $^{45}$ gates shown in FIG. 82 and a buffer 1568 shown in greater detail in FIG. 87) having an input connected to the output of the PLA 1544 of the master oscillator 1470. The outputs of the buffer 1568 are connected to the clock inputs of the tone generators A, B and C, by 50the lines 1498. The tone generator "A" register 1506 and the tone generator A are shown to comprise an 8-unit circuit, which include a programmable counter, indicated at 1570 (with a unit 1570a, typical of the units of the circuit 1570, with the exception of the unit 1570b, 55 shown in greater detail in FIG. 95 and the unit 1570b shown in greater detail in FIG. 96). The frequency of tone A is a function of the master oscillator frequency and the contents of the tone generator A register and is 60 given by the following formula:

# $Fa = \frac{Fm}{2(\text{contents of tone gen. } A \text{ reg 1506})}$

The output line of the unit **1570***a* of the tone A circuit 65 **1570** is connected to the input of a toggle flip-flop **1572** (shown in greater detail in FIG. **92**) which has an output line **1574** which carries the output of the tone generator

A. The tone generator B register 1508 and tone generator B as well as the tone generator C register 1510 and tone generator C are logically similar to the tone A circuit 1570 and toggle flip-flop 1572. The tone generator B register and tone generator B are indicated generally at the circuit 1576 and toggle flip-flop 1578 with the tone generator C register and tone generator C indicated generally at circuit 1580 and toggle flip-flop 1582.

The output 1574 of the toggle flip-flop 1572 of the tone generator A is connected to an input of a PLA 1584 which also has inputs connected to the outputs of the tone volume "A" register 1514 (which are the four lower bits of the output register having address 16H and register select line 1414 with a bit shown in greater detail in FIG. 75). The PLA 1584 has a plurality of output lines which are connected to a resistor network 1586, the outputs of which are connected to a single output line 1588 which carries the analog signal AU-DIO.

The PLA 1584 includes a plurality of pull-down transistors 1590 which couple each of the output lines of the PLA 1584 to the line 1574 which carries the output of the tone generator A. Thus, the output lines of the PLA 1584 all go to a logical 0 when the line 1574 goes to a logical 1 whereby the output of the PLA 1584 oscillates at the same frequency as the output of the tone generator A. The remaining portion of the PLA 1592 decodes the output of the tone A volume register 1514 to selectively activate one of the output lines of the PLA 1584 (when the line 1574 from the tone generator A register is low). The resistor network 1586 produces an analog voltage in dependence upon the particular output line of the PLA 1584 activated.

Since the output of the PLA 1584 goes low each time the line 1574 goes low, the output of the tone A volume register 1514 is in a sense, ANDed with the output of the tone A generator. Thus the "AND" gates 1512 comprise the pull-down transistors 1590. The D-A converter 1524 (FIG. 71C) comprises the PLA 1584 and resistor network 1586.

The output of the tone generators B and C are connected in a similar manner to PLAs 1594 and 1596, respectively. The outputs of each bit of the tone volume B register 1518 (with each bit shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1594. The outputs of the tone volume C register 1522 (with each bit also shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1596. The outputs of the PLA 1596 and the PLA 1586 are connected to the inputs of the resistor network 1586.

The output of the most significant bit of the shift register 1558 of the noise generator 1496 is connected to the input of a NOR gate 1598 whose output is connected by an inverter 1600 to a PLA 1602. The other input of the NOR gate 1598 is connected to the noise modulation register 1536 which is the most significant bit (shown in greater detail in (FIG. 75) of the output register having address 15H and register select line 1412. The PLA 1602 has inputs connected to the output of the 4 most significant bits of the noise volume register 1492 and the output of the PLA 1602 is also connected to the resistor network 1586. The set of "AND" gates 1530 comprise the plurality of pull-down transistors 1604 of the PLA 1602 with the digital-analog converter 1538 comprising the remainder of the PLA 1602 and resistor network 1586 in a manner similar to the tone generators. The resistor network 1586 has a common

55

summing point 1540 which is connected to the output line 1588 which carries the analog signal AUDIO. In this manner, the AUDIO signal is the sum of the tones A, B and C, generated by the tone generators A, B and C (at their respective volumes), and the noise generator (at its respective volume).

The LDL1 and LDH1 signals for the microcycle decoder 1402 are generated by a generator indicated generally at 1690. The generator has inputs for the clock signals  $\Phi$  and  $\overline{\Phi}$  and the CPU control signal  $\mu$ IORQ and outputs 1692 and 1694 for the signals LDL1 and LDH1, respectively. The generator comprises gates 1696 and 1698 (each of which is logically similar to the gate shown in FIG. 82) and NOR gate 1700 and 1702. The address bits A0-A7 are latched up in the microcycle decoder 1402 on the signal LDL1 with the address bits A8-A10 latched on the signal LDH1, just as for the address and data chips.

The video processor allows the easy manipulation of pixel data to be written to the display RAM. With one <sup>20</sup> memory write instruction, pixel data can be taken from the CPU, modified by the video processor and sent to the display RAM. The modifications include expanding, shifting or rotating, flopping, and ORing or exclusive-ORing the pixel data. This allows a greater amount <sup>25</sup> of data to be handled in a given time which in turn allows greater complexity in the games and computer functions to be performed.

Furthermore, although only 2 bits of memory space 3 in the display RAM are used to define a pixel on the display screen, the present system allows the associated pixel to be presented in one of 32 colors and one of eight different intensities. Color registers of a greater capacity than 8 bits would provide an even larger selection of colors and intensities.

The colors and intensities of the entire or portions of the screen may be changed with one instruction without changing the contents of the display RAM by changing the horizontal color boundary. The colors and intensities may also be changed by changing the data in the color registers. The screen interrupt is programmable to allow these registers to be changed after any particular scan line so that 256 color/intensity combinations may be on the screen at one time in any one field of the raster 4 scan.

The music processor is fully digital and adapted to produce a variety of sounds including melodies and noises by loading a plurality of registers. The tones produced can be modulated to produce a vibrato effect 50 or can be modulated by noise.

Since the cassette ROM is removable and replaceable, the programming of the system is easily modified to allow the particular game or function performed to also be changed.

The system has a basic program the listing for which is set out in Appendix A. Each game or function has a separate program (with the program listing for representative games, "Gunfight" set out in Appendix B). Each game or function can utilize the basic program 60 routines which include routines for creating screen images including initialization, character display, coordinate conversion and object vectoring. Other routines decrement timers, play music and produce sounds. There are routines to read the keypad and control han-65 dles and input game selections and options. There are also math routines for manipulating floating binary coded decimal (BCD) numbers. A "flow chart" for the power up sequence is given below in Table IV:

5	POWER UP SEQU	JENCE					
<i>.</i>	Disable interrupts						
	Set CONSUMER/	COMMERCIAL port to CONSUMER					
	IF	Address 2000H = C3H					
		Jump to address 2000H					
	ENDIF	• • • • • • • • • • • • • • • • • • • •					
~	Clear all system RA	м					
0	Clear shifter						
	Set timeout count to max						
	Clear music ports						
	Set vertical blank						
	Set interrupt mode						
	Set horizontal color	boundary					
5	Set color ports	,					
	Activate system interrupt routine						
	IF	Address $2000H = 55H$					
		Menu Inx+-Cassette menu					
	ELSE						
		Menu Inx←On board menu					
0	ENDIF						
	Call system menu ro	outine					

A flow chart describing the sequence performed to allow the user to select a game from the "menu" is set out in Table V below:

		TABLE V					
		SYSTEM MENU ROUTINE					
30	Clear Screen Paint Banner Display 'SELECT GAME' on banner Line number ← 1 Display line painter on the strength of the strengt						
35	Display line:	Display line number at screen (character 1, line number) Display '.' at screen (character 2, line number) Display title (menu inx) at screen (character 3, line number)					
<b>ŧ</b> 0	Wait:	line number) Line number $\leftarrow$ line number $+ 1$ Menu inx $\leftarrow$ menu inx $+ 1$ IF title (menu inx) $\neq$ zero Go to display line ENDIF Call system get number routine IF number $= 0$ or number $\geqq$ line number Direction 100 methods in the system of the					
15		Display '?' at screen (character 1, line 11) Go to wait ENDIF Go to game (number)					

Finally, a flow chart outlining the program for the "Gunfight" game is set out in Table VI:

TABLE VI

	Get Max. Score Clear Ram
	Set vertical blank, horz. color boundary, interrupt mode
	Set colors
	Play Streets of Laredo
STRND:	Start round
	Init Bullets and timers
	Set up screen
	Display scores
	Display "Get Ready"
	Put up proper number of Cacti, Trees & Wagon
	Set up vectors so cowboys walk out
	Start interrupts
	Pause until cowboys walk out
	Erase "Get Ready"
LOOP:	Call sentry (check for a change of input)
	Call DOIT
	If bullet hit anything
	kill object and set death flag if cowboy killed
	Go to LOOP
	DOIT:

30

			71	l
<b>r</b> .	DI	Е	V/I	continued

TABLE VI-continued	
If time up for round	
Exit	
Go to STRND	
Else	
If Death Flag SET	
Exit	
Go to STRND	
Else	
If Player 1 or Player 2 Pot moved	
Update new arm angle	
Else	
If Player 1 or Player 2 Joystick moved	
Update new velocity	
Else	
If key depressed	
Coffee break	
Else	
If Player 1 or Player 2 trigger pulled	
Fire Bullet	
Else	
If 1 second has elapsed	
Update new time	
ENDIF	
Exit	
Interrupt Routine:	
Bump all time bases	
Erase all active bullets	
Vector bullets	
Write bullets to new location	
Set each bullets hit flag if it	
hit something	
Erase next object in write QUEUE	
Vector that object	
Write that object to new location	
Put object back in QUEUE	
SCHED next interrupt	
EXIT	_

5 It should be noted that the computer or processor may form a part of the video processor and/or a part of the music processor so that the video processor and/or music processor may stand alone, with only minimal instructions from a central processor. This likewise may

10 be employed for input/output processors. Thus, the term "computer" as used herein, together with its associated hardware, may be in the video, music and/or input/output processors. The so-called intelligence of the system may thus be split or divided between the 15 individual processors and the central processor.

It will, of course, be understood that modifications of the present invention, in its various aspects, will be apparent to those skilled in the art, some being apparent only after study, and others being matters of routine

20 electronic and logic design. As such, the scope of the invention should not be limited by the particular embodiment and specific construction herein described, but should be defined only by the appended claims, and equivalents thereof.

25 Various features of the invention are set forth in the following claims.

OMADA AND Z-RA CRAKS ASSEMBLED AND AND VIDED OF A SYSTEM ADM ORDED SIMI LEASE OF CO OPERADO COMMENT

	`{{} ; **************
	31 ; + HAM, VIDLO GAM EWATES +
	C' ; **********
	(4) ; RSSEMPLY CONTROL
	<b>6</b> ;
<b>3096</b>	26 MANUN FLAT 1 ; ## SET TO J HHEN HHRDHHE EXPRAND DHPLEMENTED
20001	37 NUMBER EGAL 1. ; ** SET TO 1 NHEN HEN HER HERDANDE. IS REPORT
/(-01	<b>18</b> ;
	39 ; GENERAL GRODIES
24060	48 NIMOR + 41 4(14)
>2999	41 FIRSTIC FULL 200001 ; FIRST HODRESS IN CRESETTE
20000	42 SCREEN EMI B
39990	43 BYTEFIL FRU 40 ; HYTES FER LINE
2000	44 BITSHE EQU 360 ; BITS HER LINE
	45 ; STUFF IN SYSTEM DOFF. VECTOR
<b>X82110</b>	46 STIMER LOU 2000 ; SECONDS AND GAME TIME MUSIC
20203	47 CITINER EQU 2004H ; CUSTON TIMERS
38286	48 ENTSYS EWU 206H ; SYSTEM FONT DESCRIPTOR
>8280	49 FNISHL EQU 240H ; SMALL FUNT DESCRIPTOR
20214	58 FILKEYS EQU 214H ; KEYWIFSK OF FILL KEYS
36218	51. MENUST EQU 218H ; HEAD OF ONSTORIO MENU
<b>2021</b> E	52 NXSCR EQU 21EH ; RODRESS OF MAX SUCKE !
<b>X82</b> :8	53 NOMERY EAU 22/8H ; HODRESS OF 18 OF MERYERS'
X8235	54 NOGHNE EQU 235H ; FIDDRESS OF "" OF GENES"
	55 ) BITS IN PROCESSOR FLOG BYTE
>0007	56 PSHSGN ERU 7 ; SIGN BIT

		50			4,301,503	<b></b>
		73				74
20006	57	<b>PSNZKO</b> EG	N 6	i	E ZEKO BIT	
X6962	58	PSHEV EG	0.2	i	PHRITY	OVERFLON
<b>2000</b>	59	<b>PSHCY</b> EG	0 0	. i	CHRRY	
	<del>68</del>	; BITS I	n ghme	STATIS BY	TE	
20000	61	GSETIM EQ	0 0			
20001	62	GSESCR E0	U 1.			
36667	63	<b>GSPEND</b> EG	0.7			
	64	; standa	KD VECT	OR DISPLA	ements find b	115
<b>X0000</b>	65	<b>VEMR</b> EG	0 0	i	MAGIC REGIS	H.R.
>6961	66		U 1	i	ราศบร	
36392	67		0 2	;	TINE RECE	
20003	68				DELTA X 1.0	
20004	69				DELTH X HI	
20005	78		0 5		X COOKD 1.0	
30996	71		0 6		X COORD HI	
20007		VEXCHK EQ			X CHECK FLF	65
20008	73				DELTH Y LO	
20009	74	VHDYH EQ			DELTH Y HI	
XIIII	75	VISYI. EQ			Y COORD LU	
XICH	76	VISH EQ			Y COOKD HI	
HOPC	77	VEYCEK EQ			Y CHECK FLFX	x.
2600	78	VIER FR			OLD HINKESS	
XIRIA	79	VIERH FR			OLD HODRESS	
20444	88				RI OF COORDIN	
<b>&gt;66666</b>	85	- VIEG - FR			LO DELTH	
20000 <b>X6001</b>	2 2 2		0 0		HI DEI 18	
XIRIC	50 87				10 0000	
XORIV			02			
20000X	84 85		(  <u>3</u>		HI CLORD	
ARAM	86	PHOLEK EQ BITS II	() <b>(</b> ) Jenous		(##(% B))S	
>8997	87	VESHCALLER			VECTOR ACTIV	C CIDINC
20007	88	- VIDENK EQ				
20000	89			BIT MHSK	HEANK STATUS	
>0000	90 90	VHCENT FO			DO LIMIT CHE	CW148:
20001	91	YHOREY FOR				a (n limi) attained
20003	92 1	VECTED ER			CUOKDINHIE I	
	93 93					RCIER DISPLAY ROUTINE
XIRUO		FTERSE ER			HASE CHARBON	
20001			, , , ,	-	X FROME SIZE	
XXXXX		FIFSY ER			Y FRAME SIZE	
20003	.×. 97		) <u>a</u> ] 3		X SIZE OF CH	
XEEM	57 578		) 4		Y SIZE IN BI	
38965		FIPIL EQ		•	PRIDEKN THEL	
38996	100	FIFTH EQU		-	PATTERN THEL	
	101			; REGISTER		PTION EVTE
X6606	182	MRFLOP ER			WRITE WOH FI	
20005	103		15		NRITE NITH E	
36004	164		14		WRITE WITH G	
20003	165		3	-		
20083	185		12		NRITE NITH EX NRITE NITH RO	
20002	100		r ∠: I 803H		INKLIE NOTH RU INKSK OF SHIFT	
******	107				INPUT FORT	1 10100000
>8084	100				TRIGGER	
20063	1.1.9	CHRIGH ERU			JOYSTICK RIG	9
30002	111		12		JOYSTICK KIG	
20002. 20001	112				DOWN	I
20001	112				UP	
******	114			-	up )ISPLACEMENTS	
20006	1.15		BLUCK B			
	111	ODITE ENU	U	į	IY	

		4,301,503
	75	4,301,303 <b>76</b>
20001	116 CBIYN EQU 1	
20002	117 CHIXL EQUE 2	i IX
20003	<b>118 (BIXH EQU 3</b>	·
20001	119 CHE EQU 4	; DE
20005	126 CBD EQU 5	100
<b>3090</b> 6	125 CPC EQU 6	; BC
20007	122 CRR EQU 7	. (4)
20008 20000	123. CHFLH6 EQU 8	; <del>M</del> F
20009	124 CBR EQU 9 125 CRL EQU 060H	; HL
2000R	125 CEL EQU (MH 126 CEH EQU (MH	) m.
<b>2008</b> K	127 ; SENTRY RETURN CODE	FONDES
20000	128 SML ERU 6	; NOTHING HAPPENED
20000	129 SCIG ERU 1	; COUNTER-TIMER 1. THRU 8
<b>3620</b> 2	130 SCT1 EQU 2	
XIIII <	131 SCT2 EQU 3	
20004	1.52 SCT3 EQU 4	
20005	133 SCT4 ERU 5	
X <b>4(4+</b>	134 SO15 E00 6	
XIIII	135 SC16 E00 7	
<b>)(19</b> 88	136 SC17 F00 8	
2009	137 SE0 FOU 9	; FLAG RJT Ø
XCAN	178 SF1 F(0) (4)H	
>1191141	1×9 512 FOUL (414)	
Malata).	146 SEC EQUINCH	
>(r(r1) >(r(r1)	341 SEA - EQU (44) 142 SE5 - EQU (44)	
> <del>11914</del> >6014	142 SES FRU 0EE 143 SE6 FRU 0EE	
2000	144 SE7 100 100	
20010	145 SSEC FRI 111	> SECONDS TIMER THIS COUNTED DOWN
20013	146 SEVD FRU 1341	/ KEY 15 DOWN
X1012	147 SESU FOU 1241	7 YES 15 UP
26640	148 SI'0 EQU 108	; POT 6
MOID	149 SP1 - FRU 3DE	i POT 3.
HIM	150 SE2 FOU SEN	) POL 2
20011	151 SP3 FRU SEH	) HOL 3
20014	352 STO FOU 34H	) TRIGER (F
26015	153 SJO FOU 150	; JOYSTICK 0
54916	154 511 FOU 36H	) SIMILAR Y FOR 1-3
20012	355 SH 100 37H	
X6018	156 SY2 FRU 188	
X0019	157 S32 E00 398	
желк Желк	158 STX FRU SHH 159 SJX FRU SHH	
ANDIN	103 503 E80 100	
	<u> 161 ; **************</u>	*******
	1.62 ; * HUNE VIDEO GAME	
	16% ; ***********************	
10000	164 ; DATENT PORTS FOR	-
X6000	165 COLOR FMI 0 ACC (11 AD FMI A	; COLOR O RIGR
20001 20002	166 (1111)R - FAU - 1 167 (1112)R - FAU - 2	; color 1 right ; color 2 right
20002 20002	167 CUERK FRO 2 168 CUERK FRO 3	COLOR 3 RIGHT
X8004	169 COLOR ERE 4	; COLOR & LEFT
20004	170 CAULTE ERAL 5	; COLOR 1 LEFT
20066	121 COL21 EQU 6	COLOR 2 LEFT
20097	172 COULD FRU 7	, COLOR 3 LEFT
20004	173 COLBX ERO ON	; COLOR BLOCK OUTFUT PORT
2009	174 HOKOH EQU 9	; HORIZONTHE COLOR HOUNDERS

					4,301,503	
		77				78
<b>369</b> 06		VERS	FØD		; VERTICAL PLANKING LINE	
<b>3004</b> û	176			ORIS FOR HUSIC		
20010 20011	177 178	FONMO Tonen	FQU FQU	16H 11H	; tone master oscillator ; tone a osc	
>0011 >00112			FRU	12H	5 TONE B OSC.	
	198		FRU	134	A TONE C OSC	
X811 4			FUU	148	J VIBRATO	
26616			FRU	16H	JONES ALB VOLUME	
20015			EHRE	15H	; TONE C YOLUME	
XPP17	184	VÕLN	FWI	37H	; NOISE YOUURE	
<b>2891</b> 8	185	SNDEX	FRU	1.84	7 SOUND BLOCK OUTPUT PORT	
	186			i hnd control	outent ports	
<b>200</b> 60			I WU	8DH	; INTERRUPT FEEDBROK	
HUMSE			F(4)		; INTERKUPT MODE	
20014			F SALL	l₩H	> INTERRUPT LINE	
Xelence :			FOO		; CONSUMER COMMERCIAL	
2009C 2001.9			EQU -	6CH 19H	; THE NOTORIOUS NEGLO REGISTER ; EXPENDER PIXEL DEFINITION PORT	
2001.2	192 193			i ind indercer		
>00013	194		F00	8	3 INTERCEPT STRUG	
20000			FQU	(#EH	3 VERTICH, HODSESS FEFORER	
2000			FRU	6FH	) HURIZONIAL HORESS FEEDRACK	
	197			ARA S REPORTED		
20010		SHA	FRU	194	; PLAYER & HEND CONTROL	
20011	199	SRI	EQU	11H	; PLAYER 1 HAND CONTROL	
20012	200	SN2	ERU	321	3 PERYER 2 HAND CONTROL	
20013	201	SNG	FRU	134	) PLAYER 3 HAND (CONTROL	
<b>3669</b> C		P010	EQU	1(H	FLAMER & POI	
76001 D			FRU	INI	; PLAYER 3 FOT	
<b>2003</b> ⊦			FRU	1FH	; PLAYER 2 POT	
2001F			EQU		; player 3 pdf	
1004	206			INPUT PORTS		
20004 20005			FQU FQU	14H 15H	; KEYMUAKO COLUMN 0 ; KEYMURRO COLUMN 1	
XHB16			LAU	16H	5 KEYKONRO COLUNI 2	
20017			ERU		; KEYEOHKD COUDIN 3	
	190	W 1.5	1.112	3.711	A APPLICATION AND ALL ALL ALL	
	212				***	
	213				FR (ALL) NUEXES +	
	214	• • • • • •			*****	
XIII	215	J usen UPISIR		GRAM INTERFACE		
20000					; INTERPRET NITH CONTEXT CREATE	
20002					; EXIT INTERPRETER NITH CONTEXT &	ESTORE
XIII					7 CALL RISH LANG. SUBROUTINE	
2005					; CALL INTERPRETER SUFROUTINE	
<b>200</b> 88					; RETURN FROM INTERPRETER SUBROUT	340
<b>2006</b>	222	njunp	FGU	<b>Hkh1+</b> 2	; MACKU JUMP	
C	723	SUCK	F.GU	NJUH#+2	; suck theine pros into cr	
	224	; SCH+	DULE	R FOULENES		
3666C		SCHEDR				
Xeee					; SET SUU DHER	
<b>2001</b> 0					; dec ctas under mask	
10010	728			SOLINDS		
20012 NG012				becces+2	LCCSM M QUINT: MIRTO	
20012 20014		HUS)C			, hegin maying music ; stop playing music	
70014	200			innisium. Namerikaise		
20016				num ry mostrine 上接たiの2	ar'	
	. فردینه			evelet of a first terms		

					4	,301,503
		<b>79</b>				80
X0016	234	SETON	FQU	SERSTR		SET SCREEN SIZE
81890	235	001241	FQU	SET(0)+2		SET COLORS
Neta	236	HU	F QU	ON SERVE	j	F111 MEMORY H11H CONSTANT DATA
2000C	237	KEC16N	FØ	HHH+2 DECTABLE	;	PRINT RECORDER WRITE RELATIVE FROM VECTOR
2001E 20020	238 239	VMR11F MR11F	E GALE E GALE	RECTARTS	, i	NRTTE RELATIVE FROM VEGTOR.
20020 X0022	240	MAGTP	190	WRUNKTO	,	WRITE PERMIT
X8824	241	NR11	140	第11544		NRITH NITH SIZES PROVIDED
200276	242	NR116	FGU	MR11+2	į	NRTTE SESOLUTE
36628	243	VELHNK	HU	HK) (HH2	;	HLHNK HREA FRUM VECTOR
X002H	244	HL FINK	FRU	VH4 HNK+2	;	BLANK BRCh
<b>X88</b> 20	245	SHVE	ŁŵU	F4 HB\$K+5		SRW fikter
20021	246	RESTOR	FØU	5HA£ +5		RESTORE HRER
<b>H930</b>	247	SCRULL	FQU	K+2108+2	j	SCROLE AREA OF SCREEN
	248	;				100 11 1: 5 0 1 1: 5 1 1: 5 1 1: 6 1: 6 1: 6 1: 6 1:
X80.52	249	CHRD1S	FQU	SCR011+2	•	NEW PISPLAY CHARGEER
20034	250	STED15	101	CHRDIS+2		NEW DISELAS' STRING
20036	251	DISNUM	ERU	STRD15+2	,	DISPLAY 机和PEC
39/0 <del>/</del> 0	252 253	; RELABS	FW	b15404+2	:	RECATIVE OF RESOLUTE CONVERSION
200398	254	MELAR	EQC	NEL 66592	ĺ.	NONTHEASE RELEASE
DOUSC	255	VECTC	EQU	秋日前出42	;	VECTOP SINGLE COORDINATE
2003	256	YF(3	FRU	VFC10+2	;	VECTOR COMPANYIE PRIR
	257	; H(H)		IFFERER MONT	) Nł	<u>,</u>
20040	258	HMAIR	F{41	<b>VEC1+</b> 2		
XH94H	259	KUTHSC	FRU	HURHER	•	KEY CODE TO ASCIT
2000	169	SERIER	FØH	KETH-0+2		SENSE TRANSPITION
Deenna -	261	D001	FOU	SENTRY+2		BREEKOH TO TREASTICAL HEEKOLER
20046	262	DULB	FOU	])(((f))+()	•	USE 13 DESILTAD OF A
NAMAL	263	- FJ'/FFK	100	- 1011111-12 - 101-128-22		THEFT BE BREAK
[549]-1[] [549]-4[]	264	141101 64 1434P	- <u>} ()</u> 1 - <b>}</b> ()1	P12555+0 hE8982	-	D35PLAY A MENU GET GAME FREMAETER EROM USER
)14940 )14941	- 265 - 266	रत महत्व रतने (किस्टी	100	GE 11-11-11-12		of the state of th
2000a 3 <b>605</b> 0	267	PHN	FBU	GF 118.01+7		PHUE.
38652	268	DISTIM	EØU	PHN5+2		DISPLAY TIME
20054	269	INCSCR	FGU	DISTIM+2	į	INC SCORE
	270	; NATE	i kou	INES		
20056	271	MATH	FUL	INCSCR+2		
26656	272	1NI/FXN	FØU	METH	;	INDEX NIRFLE
266228	273	STOREN	HAU	) NDEXN+2		
XRESH	274	INDEXH	FHU	STOKEN+2		INDEX WORD
<b>3695</b> C	275	INHXH	E (R)	) NDEXHE2		INGEX HYTE BLOCK TRENKEELK
2005E 20060	- 276 - 277	nom: Shiftu	E QU E QU	1004++5 1004++5		SHIFT UP (FDIGI')
20000	278	BCDHDD	FRU	SHIFTUH?		KCD HDD
20064	279		EGU	BCDRDD+2		KCD SUBARICI
X6066	280	BCDHU	ERO	BCD506+2		KO MUTIPLY
20000	104	VEDEN	FUIT	BCDMUL+/		RCD DIVIDE
2 <del>006</del> 8	282	BODOHS	100	BCD/D1V+2	į	ECD (THENGE SIGN
30060	- 283	REDNEG	1903	BODCHS+2	į	BCD NEGHTE
2 <del>006</del> £	284		EQU	FCDAFEH2		decimal add
<b>X0070</b>	285	DSMG	F (AL)	7和10+2		CONVERT TO STON MEGNITUDE
20072	286		EQU	DSMG+2		DECIMAL ABSOLUTE VALUE
20074	287		EQU	DHBS+2		NEGRUE AND
20076	288		FRU			RANGED RANDON NUMBER
X0078	- 289 - 566		EQU Fran			: QUIT CRESETTE EXECUTION : SET EVIE
X007R X007C	- 290 - 291	SETH SETH	EQU EQU			set by te Set NORD
2007E	- 292	MSKTD	EQU	SETM+2	, ;	110 mar 11 m
a second de	L./L	12/11/2			,	

81 294 ; \*\*\*\*\*\* 295 ; \* MHCROS \* 296 ; \*\*\*\*\*\*\* 297 **FINE POTATIONS** 298 DEF2 MICR #FIFE #FIE 299 DEFB #4H 360 DEF8 #HB 391 i MXC SEC DEFS NHY R. BIAN BERG BEG 303 SEFR 866 :01 DEFR #H: 385 DEER 480 366 ENDM 307 DEF4 NOR MARKEN HD 68 DEFR #CE 309 DEFR #CB 310 DEFR #CC 351 DEER AND 312 ト相対 313 DEF5 帕尔尔 结构 机压 机气 机气动炉 机 314 17FF (1)+ 315 OFTE BD 346 OFTH BUILD 347 1419 1982 748 からお礼 319 END#1 28 DEF6 無保 推動 細胞 推动 細胞 無形 52 ITER HA 52 THER WE H 25 OEFB (EEC 324 12:18 \$ED 325 DESB #EE 326 DEFR #ET 327 ENDH 328 DEF8 29 DEFR #Git 330 DEFR #GR DEFB #GC 331 332 DEFB #GD 333 DEFB #GE 334 DEF8 #GF 305 12EFB #GG 336 DEFR #GH 337 下机州 328 - 7 KRCEUS TO COMPUTE CONSTRACT SCREEN RODRESSES 339 XYKELL INHOR BRUBXUBY CORPUSED LODD 340 345 F關州 342 - F NACKO TO GENERATE SYSTEM CALL 343 SYSTEM THER BRADER 344 451 ton 345 利用 新聞 化 346 IF RINNER FR INTER. 347 INIPE 14FL 1 348 FNDIF 349 FNIXI. 60 ; MACRO TO GENERATE SYSTEM CALL NITH SUCK OPTION ON 351 SYSSUK MACR RUMHA .62 KST 56

84

		4,301,503
	83	•
353		DEFR CUMER+1
54		IF RUMBA FOR INTPO
355	INTER	DEFL 1
356		ENDIF
357		ENDH
358	. Mar	ROS TO GENERATE MACRO INSTRUCTION CALLS
359		L SCREEN WITH CONSTRAT DRIFT
		MACR: #START, #MBYTES, #DATA
361	J 4	DEFR FILL+1
362		DEFN #SIGR3
		DEFN RECENT
363		
364		DEFR &DHTH
365		ENDM
366		T INTERARTER WITH CONTEXT RESTORE
	EXIT	MACR
368		DEFB XINIC
	INTE	DEFL 0
370		ENDY
371		RPRET NUTH INLINE SUCK
372	DO	MACR #CID
373		DEFB #C1D+1
374		ENDM
375	; INDER	erken mithout inline suck
376	DONT	MACR #CID
377		DEFB #CID
378		ENDM
379	; HHCI	KO CALL FROM DOLT TABLE
.80	END	EGU OCOH
381	HC:	MACR: #A), #B, #E
.82		DEFB #A+800H
383		DEFN #8
384		1F GALE
385		DEFB GHE
386		ENDIF
387		ENDM
388	; REA	L CALL FROM DOIT TABLE
(89	RC	解放 招 招 出
390		DEFB th+40H
391		DEFN RE
392		1F 0#E
393		DEFB 08
394		ENDIF
355		FNDA
396		
397		Mikilik Hiki Hiki Hiki
398		DEFR CA
3.0		
480		1F 0#E
461		DEFB 0#E
- 402 - 402		FND)F Kanjas
403	. 1.17	長期 州 Li Gui Li Cithath.
464		PLRY HISTRONG Martin Haliko Halimo
465	(IFX)	「新知道」 後日の 花田の 花田の 御知 「「新知道」 「新知道」 「新知道」
466		DEFE STRDIS+1
407		DEFR RE
468		DEFE C
469		DEFR #D
41.0		
411		ENDM

**X80**(8

85 413 ; \*\*\*\*\*\*\*\*\*\*\*\*\* # HUSIC MACROS 414 415 FINITE DURATION, FREQUEST 416 NOTES MACR MARK MAK 417 DEFE KOURA7EH 418 DEFR XNG. 419 ENDM 420 NOTE2 HICK BOUR BID, BID, BID DEFB #DURA7FH 421 422 DEFR #N DEFB #N2 423 424 ENDM 425 NOTE3 HACK HOUR HAS HAD HAD DEFE HOR 426 427 DEFB #N 428 DEFB #N2 429 DEFB &NC 430 ENDH 431 NOTE4 HERE HOUR HIS HIS HIS HIS HIS 432 DEFB #DUR 433 DEFR ENI. 434 DEF8 #N2 DEFB #N3 435 DEFB #M 436 ENDH 437 438 NOTES MACK HOUR, HAL, HAL, HAS, HAA, HAS 439 DEFB #DUR 446 DEFR #No DEFR #N2 441 442 DEFE: #NX 443 DEFE BNA 444 DEFR #NS 445 ENDH 44G NASTER MACR ROFFSET DEFB 80H 447 448 DEFR #OFFSET ENDM 449 450 ; STUFF OUTPUT PORTR/DRIAL OR OUTFOR SNDRX DRIVERO DEL. ... DRIVERO7 455 452 (0.) PUT HECK #PORT, #D6, #D5, #D2, #D3, #D4, #D5, #D6, #D7 453 454 DEFB 80H+(#POR)87FH) 455 DEFR #D4 456 END1F 457 1F #P(iR)=18H 458 DEER ESH 459 HEFB RDA RDG RDG RDG RDG RDG RDG RDG RDG 468 ENDIF **ENDM** 461 ; SET VOICE HYTE 462 ; The formet of the voice ryte is 463 464 ; \*]\*<del>[</del>(\*)\*<del>[</del>(\*]\*(;\*¥\*]\* ; where N = lord noise nith drift at PC and inc PC 465 466 ⇒ V = LOHD VIERATO AND INC PC 467  $\Rightarrow$  I = INC PC ; ALBLE = LOHD TONE ALBLE NITH DATA AT PC 468 469 VOICES MACE MASK 470 DEFE SH DEFB #MHSK 471.

86

•	88
	~~

;e

	07	4,301,503
	87	
472		ENDH
		NUMBER (N)() STACK
979 475		- NACR ENDAB - DEED GROUP ZAMARAD AN CARS OFTIS
476		* DEFB_OHOH+((#NUMR-3), AND, OFH) ENDM
477		VOLUMES
		MACR #BRJ #MC
479		DEFB UBOH
489		DEFB CR
485.		DEFR #MC
482		ENDM
		RELATIVE 0-15 BEYOND SELF+1
	CRE1.	NACR #HY
485		DEFR 6D6H+(#BY, AND, 6FH)
486		ENDM
488 488	-	TROK TOP AND JN2
489		MACR #ADD DEFB OCON
490		DEFM #600
491		ENDM
		LEGHTO STACATO
	LEGSTR	
494		DEFR (HEOH
495		ENDM
496	REST	MACR #13ME
497		DEFB GE1H
498		DEFB &TIME
499		ENDA
/-	QUIET	
561. 562		defik ofoh Endm
503		E.(11/7) *****
564	•	USIC FRUGTES *
565		****
586	; NUT	E VALUES
587	60	EQU - 25K
		EQU 2348
	HØ	E00 225
510	HS0	EQU 232
511	H0	EQU - 2111
512 513	01 051	FAU 389 FAU 178
514	651 05	EMU 178 FMU 168
515	DS1	EQU 159
516	ES.	FRU 156
517		EGU 141
518	FS1	EGU 1333
519	61	FORF \$26
528		EQU 119
525	HJ.	EQU 112
522		EQU 106
523		ERU 190
524		ERU 94 ·
525 526		EQU 89 Exem pa
527		EGU 84 EGU 79
528		EGU 74
529		EGAL 70
530		ERU 66

XIIID XHOLE 366E1 X00M 3003 XIOHD XH XINHS **X0**(\*)‡ XHR96 **X866**0 38665 X871. 36677 **X0070 X86**ER 36664 **X685**E 20059 38854 **200**4F **366**48 36660 36642

•		<b>)</b> .	4,3
<b>2003</b> 1	531 (2	ERU 62	· •
20038	532 652	EQU 59	
20037	533 H2	EQU 55	
20034	534 RS2	EQU 52	
20031	575 B2	ERU 49	
<b>398</b> 21	536 C3	EQU 46	
26620	537 053	EQU 44	
2000	538 D3	EGO 41	
20027	539 DS3	EQU 39	
20025	540 E3	EQU 37	
<b>&gt;662</b> 2	541 F3	EGU 34	
26658	542 F53	EQU 32	
<b>2901</b> F	543 63	ERU 31	
<b>2001</b> 0	544 653	E&U 29	
<b>2001</b> B	545 A3	EGU 27	
2 <b>661</b> 8	546 AS3	EQU 26	
20018	547 B3	EQU 24	
20017	548 C4	EQU 23	
20015	549 CS4	EQU 23	
20014	550 D4	EQU 219	
20013	551 DS4	ERU 19	
<b>2601</b> 2	552 E4	EQU 18	
> <b>9011</b>	553 F4	EQU 17	
20010	554 FS4	EQU 16	
X800+	555 G4	EQU 15	
2000E 20000	556 654	ERU 14	
Xeen	557 A4	EQU 13	
20001	558 (.5 559 (.55	EQU 11	
30009	560 DS5	ERU 10 ERU 9	
<b>X99</b> 08	561 F5	ERU 9	
20007	562 65	FGU 7	
XIIIK	563 85	EQU 6	
20005	564 C6	EQU 5	
XBBM	565 056	ERI 4	
X9003	566 66	EQU 3	
20062	567 07	EQU 2	
200011	568 67	E60 1	
200111	569 68	EQU (	
	570 3 00	STR OSCILIN	TR OFFSETS
>601	571 (164	FWU (54	
DAME1	572 000	FRU 245	
Xeenx.	573 (D1	F&U 254	
<b>200F4</b>	574 OE1	FGU 191	
200644	575 OF1	FØU - 180	
Deefie	576 063	EGU 160	
2008) 2008)	577 URL	FWI 14.4	
X8847	578 UF2	FQU 71	
20023 2004 4	579 OHK 599 OHK	EQU 33	

**2005**1

30008

XHIF

XFFF

588 094

581. OH5

583

584

585

587

568

589

ï

EQU 17

EQU 8

586 URINKE ERU HEFFH

HASTER EQU URINAL

; \*\*\*\*\*\*\*\*

) \* SYSTEM MALE GORT MEMORY CELLS \*

; \*\*\*\*\*\*

) THE FOLLOWING ORG SHOULD BE SET TO THE VALUE OF

;; ## LOU HHKPS (LEAN AND NHOLESOME (THG ##

90

	ана С. Экономикана Экономикана	
	<u>20</u> 2	4,301,503
	<sup>91</sup> .	92
	590 ; THE THE THE 'SYSRIM',	THIS HILL CHUSE SYSTEM REM
		HIGHEST POSSIBLE ADDRESS
	592 ; 593 (IKG 4F(38H	
4FC8	594 DEFS 6	; GOT SOME LEFT STILL
XIFCE	595 BEGRAM EQU \$	•
	596 ; USED BY MUSIC PRO	
4FCE	597 MUZPC: DEFS 2	; MUSIC PROGRAM COUNTER
4FDB	598 HUZSP: DEFS 2	; music stack pointer ; preset volume for tones a and b
4FD2	599 - PVOLABI: DEFS 3 600 - PVOLACI: DEFS 3	; PRESET VOLUME FOR MALES A AND D ; PRESET VOLUME FOR MAISTER OSC FIND TOME C
4FD3	688 PYOLNC: DEFS 1. 681 VOICES: DEFS 1.	; MUSIC VOICES
<b>4</b> FD4	682 ; COUNTER TIMERS (	USED BY DECCESS ACTING CTIMER)
4FD5	603 CT0: DEFS 1	; COUNTER TIMER 0
4FD6	684 CT1: DEFS 1	<b>; 1</b> .
4FD7	665 CT2: DEFS 1	; 2
4FD8	606 CT3: DEFS 1	; 3
4FD9	687 CT4: DEFS 1	j 4 . E
4FDR	668 CTS: DEFS 1	; 5 ; 6
4FDH	609 CT6: DEFS 1 619 CT7: DEFS 1	; 7
4FDC	610 CT7: DEFS 1. 611. ; USED BY SENTRY T	
4FDD	612 CUNT: DEFS 1	; COUNTER UPDRTEANUMBER TRACKING
4FDE	613 SEM145: DEF5 1	; FLAG 8115
4FDF	614 OPOTO: DEFS 1	; POT 0 TRACKING
4FE0	615 OP011: DEFS 1	; POT 1. TRACKING
4FE1	616 OP012: DEFS 1	; POT 2 TRACKING
4FE2	617 OPOT3: DEFS 1	; pot is trecking ; keyeorkd trecking evite
4FE3	618 KEYSEX: DEFS 1	; SNITCH & TRACKING
4FE4	619 OSNO: DEES 1 620 OSNU: DEES 1	; SWITCH & TRECKING
4FE5 4FE6	621 (ISN2: DEES 1	; SWITCH 2 TRACKING
4FE7	622 (ISNIS: DEFS 1	; SNITCH 3 TRACKING
4FE8	623 COLLST: DEFS 2	; COLOR LIST ADDRESS FOR P. B. AND TIMEOUT
	624 ; USED BY STIMER	
4FER	625 DURATE DEES 1	; NOTE DURAUTION
4FEF:	626 1HR60: DEFS 1	; SIXTITHS OF SEC
4FFC	627 TIMOUT: DEES 1	; BLAKOUT 11HER ; GAME 11ME SLOONDS
4FED	628 G15ECS: DEES 3 629 G1MINS: DEES 3	; GIME TIME KINULS
AFFE	COM 1 DEED BY MENU	
4FFF	631 KHRSHI: DEFS 4	; random number shift register
4FF3	632 NUMPLY: DEFS 1	, NUMBER OF PLAYERS
4FF-4	633 FNDSOR: DEES 3	; SCORF 10 (PEHY 10/
4FF7	634 - NREDEK: DEES 3	; MAGLE REGISTER LOCK OUT FLAG
<b>4F1</b> 8	ees marche dies i	; GARE STATUS BYTE , MUSTO PROTECT FLAG
4664	GR6 PRIOR: DEES 1	, HOSTO PROTECT PEDO , SENTRY (ONTEOL SEDZURE ELENG
4FFfi	637 SENELG DEES 4 638 UNIX61: DEES 2	A THE MALENCE CONTRACTOR OF A DECAMA CONTRACTOR
4FFB 4FFD	639 USERIB: DEES 2	
34FLE	640 SYSRAM FOU (5000H	(\$-K:(;;;11+1.))
	642 (15) 5	
	643 ; #########	
	644 ; * HYGSY5 *	
	645 ; <del>*******</del> *	
	646 ; ** MODIFIED TO	Correct calculator fug and asterisk
	647 ; ++ FIND INCSOR F	ND CLENNIM FUGS

						4,301,503	
		93					94
<b>X000</b> 8	649	PFUG	FQU	<del>()</del> ()	į	FOT FUDGE FRICTOR	8 8 94 8 44 1
217DE	650	<b>G</b> FS1RT	FGO	170FH	j	GUN FIGHT START ADDRESS	
M328	651	CHSTRI	EQU	1328H	į	CHECKMATE STORT ADDRESS	
M629		CRLCST	EQU	1.02:0H	;	; CALCULATOR START ADDRESS	
XEE19	653	SCHST:	EQU	6E3.9H	į	SCRIBBLING START HODRESS	
	655	; ***	alateka		*		
	656	-		UP RESTART			
	657			akalakakakakakakakakakakaka			
	658		URG				
8666 68	659		NOP	•	:	MAIN FOR THINGS TO SETTLE DOM	N
0001. F3	668		DI		ſ		
9962 AF	661		XOR	A			
<b>999</b> 0 DX88	662		OUT	(CONCH), R	j	*** SET CONSUMER MODE ***	
<b>996</b> 5 C361.0C	663		JP	PHAUP			
				_ ·			
	665	37-6-	ORG	-	DEVE		
0000 054000	666	; IKH				START HANDLER	
<b>606</b> 8 C36720	667		JP	2007H	i	VECTOR (AUT	
9998: 1C	669	NHEFE:	DEER	108			
999C 3C	678		DEFR				
0000 1C	671		DEFR				
880E 20	672		DEFR				
	674		ÛRG				
0018 C30828	675	Man Ma	JP			KESTBRU 2	
001×06		MENUCL.:			;	MENU COLORS	* ~
0014 FB 0015 07	- 677 - 678			66-16 <b>1</b>			
<b>6016 52</b>	679		DFFB DFFB				
0010 06	01.2		PULLO	.vn			
	681		(IKG	24			
<b>6618</b> 036026	682		<b>.</b>	2000H	;	KESTARD 3	
	604	; NHHE:		E-OLIV I			
		i FUMPOR	х.	PRUSE Mail a co	<b>L</b> 11	NTERRUPTS	
		→ INFUT:		8 = # 0#			
601B FB	687	NH HUSE		21 - W (AF	114		
8611: 76	688	1. 1	HALT				
8810 18FD	689		DJNZ	-1			
801F (9	690		KE1				
	692		UKG				
<b>68</b> 24 (31829	693		.112	265fH	÷	RESTART 4	
	695	; NEME:	รุก เ	i0k0			
	696	(HL)					
<b>66</b> 23 73				(HL), E			
8824 23	698		INC				
8825 72	699		LD	(HL), D			
<b>98</b> 26 C9	766		KET .				
	~~~		e strate.	40			
8828 (31328	782		URG		_	16 C7 (4)7 5	
0000 (31.20	703		JP	20124	j	RESTART 5	
<b>8621:</b> 218668	785	CONC2:	LD .	HLJ Ø	;	25R0 0.07 H.	
882E (9	766		RET		-		
	<b></b> -						
	768		ORG				
9939 631.629	769		JP.	2016H	;	RESTAR) 6	
8833 88	711	CKSUMI :	DEFR	8	;	CHECKSUN	
			• • •	-	•		

1.28.25

-

				4,301,503	
		95	•	9	6
<b>60</b> 34 6661	747	ITAB: DEFI	EMACTIN	-	-
6036 61				<b>FINERKUPT TRANSFER</b>	
CONC CT	714	DEFE	1 <u>)</u> .	; 🗰 SYSTEM REVISION LEVEL	
	716	ÜRG	56		
	717			GRAM INTERFACE	
	718			OF CONTROL FROM USER TO SYSTEM	
	719			# FOLLOWS INTIME (#TER RST INSTR	
	729			BIT SET, LOAD PROMENTS IN THE FOLL	OLD BC: CELL
	721			NONE	
	722			TOTAL JE BYTES ON EXIT	
	723				
				S RE-RC, DEFIL, 1X, AND OLD 1Y SAVED	
	724	EXPLANA		• • • • • • • • • • • • • • • • • • •	
	725			, IX, AND PREVIOUS IY ARE PUSHED	
	726			HE RST 56 INSTRUCTION 15 USED 10	
	727			VING THE STARTING ADDRESS OF THE	
	728			. JE OPIJONED, INDINE ERGUMENTS	
	729	- ; <b>665</b> 00211	⊕ muo m+ co	NJEXT HEFH FOR ARGUMENT ORDERING	
	739	; SEE INIE)	akejek doome	NIATION AND APPROP. IAMES	
	731	) A DAMMA P	etuen es inse	rted which, when returned to by the	
	732			ESTORE THE REGISTER CONTENTS AND	
	733	) KEJURN JO	i îhe user pro	GRHN	
	734	;			
	7.6	; +++ ] <b>\f</b>	f up). Has been	EXTENDED TO SUPPORT USER SUPPLIED	
	736	; ROUTINE	5. IF THE CH	LE INDEX PROVIDED IS NEGHTIVE	
	737	; THEN TH	e users dispr	TCH THALE POINTER (USERTB) IS USED.	
	<b>7</b> 58	> NOTE TH	for the ston b	1) ISN'I ZAPPED BEFORE BEING	
	739	; USED AS	FIN INDEX, TH	is heads that the users dispatch —	
	740	i THREE F	YOINTER SHOULD	POINT 128 BYTES BEFORE THE FIRST EI	-11 <b>KY</b> .
00.08 E3	741	EX	(SP)/HL	; return hodkess to hl	
6039 F5	742	105	l AF	; CREATE CONTEXT	
903R (5	743	PUS	I FC		
0031: D5	744	PUS7	l DE		
003C DDE5	745	PUSH	I 1X		
003E_FDE5	746	PUSH	1 1Y		
0040 FD240000	747	LD	IY. 0	; POINT IY AT CONTEXT	
<b>8644</b> FD:(9	748	RDD	19,54		
8646 7E	749	LD	R. (HL.)	; LORD OPCODE	
6647 23	750	INC	HL.		
8648 117662	<b>751</b>	LD	DE, KETN	; de = return point	
804B 1F	752	RRH		3 SUCK NHINED?	
8040 3836	753	JR	C, MINTO-\$	JUMP IF YES	
004E F5	754	INTE: PUSH		SAVE PC	
604F D5	755	PUSH		SAVE DUNNY RETURN	
9950 210860	756	LD	HLJ SYSDPT	· ····································	
8853 97	757	RLCA			
8654 5F	758	LD	EA		
8855 1.699	759	ម	D, 8		
8857 37	768	KLA		; USER TABLE NONTED?	
<b>66258</b> 3663	761	JR	NC, PUSH1-\$	· where there is a construction of the constru	
8858 29FD4F	762	LD		; 445 - LOAD IT	
865D 19			HLJ DE		
<b>965</b> E 5E	764	LD	E. (HL)		
885F 23	765	INC			
8660 56	766	LD	п. Эл (Н <u>Г</u> )		
8661 D5	767	HUSH			
6662 FDG668	768	ED FOR	H, (14+084)		
BB65 FD6E0A	769		L (IV+(RL)		
0068 FD5603			b) (1Y+CB1XH)		
0068 FD5F02	775	LD	EP (1A+CB1XF)		

. .

.

• •--

	4,301,503
	97 98
996E 1/5	772 PUSH DE
BOGF DDE1	773 POP 1X
0071 FD7E09	774 LD BU(1Y+CBR)
8074 FD5605	775 DELORD; LD D, (1Y+CHD)
0077 FD5E04 0079 C9	776 LD E. (1Y+CRE)
007N U.9	777 RET ; CALL Y/A RETURN
	779 ; NH4E: NHCKO INTERPRETER
	780 ; PURPOSE: INTERPRETING SEGNENCES OF SYSTEM CHILS
	781 () INPUT: RODRESS OF STRING TO INTERPRET PRESED ON STRICK
	782 ; STRCK USE : NO INCREASE IN DEPTH
	783 ; EXPLAINATION: IF OPTIONED (BIT 0 OF CALL INDEX SET) THE
	784 ; ARCAMENT TABLE (MRARGT) IS INDEXED GIVING A MAEK WHICH
	785 ; Specifies how to transfer inline arouments into the context
	786 ; RLOCK. THIS WASK IS FORMATED AS FOLLOWS:
	787 ;
	788 ;
	789 ; ***********************************
	790 ; * 7 * 6 * 5 * 4 * 3 * 2 * <u>1</u> * 0 * 791 ; <del>***********************************</del>
	792 ; * H * L * A * )X* B * (; * D * E *
	793 ; ###################################
	794 ; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING ORDER
	795 ; (OMITING UNUSED ARGUMENTS, OF COURSE)
	796 ; (INDEX), IXL, IXH, E, D, C, B, A, L, H
	797 ;
	798 ; The simulated PC is saved and a dummy return is
	799 ; INSERTED ON THE STRCK. THE UPT DISPRICHING ROUTINE IS
	808 ; Then entered at "Intpes" which effects a control transfer
	881. ; TO THE CHILED ROUTINE. WHEN THE CHILED ROUTINE RETURNS
	862 ; 11 NILL COME ENCK HERE TO INTERPRET THE NEXT MACKO INSTRUCTION
	803 ; NOTE THAT THIS ROUTINE IS REENTRANT, THEREFORE THE CALLED
	804 ; ROUTINE MAY RECUR BACK THRU HERE, IF IT FEELS LIKE IT.
	865 ; ** THE UPT HAS REEN EXTENDED TO SUPPORT USER PROVIDED 886 ; SYSTEM ROUTINES. IF A NEGATIVE CALL THDEX IS ENCOMMENDED
	886 ; System Routlines. If a negative call index is encountered 887 ; By the interpreter, and (suck inline) is optioned, the
	888 ; USER MACKO ROUTINE ARGUMENT TABLE IS UPTICALLY THE
	889 ; PARAMETER MASK. THE ADDRESS OF THIS TRALE IS ASSUMED
	810 ; TO HE IN (UMHRGT), (UMHRGT+1), THIS POINTER SHOULD
	811 ; POINT 64 BYTES BEFORE THE FIRST REAL ENTRY.
	812 ; I.E. LD HUUSERNT-64 ; NHERE USERNT POINTS AT FIRST ENTRY
	813 ; LD (UNHRGT), HL
<b>887</b> B D1	814 MINTPC: POP DE ; DISCRED DUMBY RETURN FROM UPI
997C	815 RENTER:
997C H	816 POP NL ; POP OFF PC
	818 ; NAME: MCAL
	819 7 FURPOCE: CALL INTERPRETER SUBROUTINE
	<b>820</b> ; DRPUT: $H_{\rm c} = K00T1NF (AD)KLSS$
	821 ; NOTES: ROUTINE MAY HE CALLED FROM MECHINE LENGUNGE OR
	822 ; ANOTHER INTERPETED SECUENCE
	823 ; STACK DEPTH INCREMEND BY 4 BY LALL
0070 7E	824 MMCHEL: LD R/(HL) ; (#1 (#COL4
<b>907</b> F 23	825 INC HL
<b>667</b> F (183F	82% SKI A
0091 337096	827 LD DEFRENTER FETORD INTERPRETER DURINY RETURN
60804 D5	SCR MINIO: PUSH IF ; SRVE DUGNY FEILIRN
8085 AF	829 1D U.H ; INHX 10 C

			•
	00		4,301,503 <b>100</b>
	99		
Miller Mill?	BK0 JK		, JUNP IE NO LORD MURIED
BUCH: FR	830 EX	DES HL	
HORS HELKI	852 LD 833 LD	18,0 Hlu Hkfikgi	; LOAD SYSTEM ARG TABLE
9668: 214869 6668 - 68277		6/R	; USE USER THRE?
0001: 0377 8090: 2803	835 JR	2, MINT3-\$	JUMP IF NU
8692 26584		HL, (UMERGI)	2 V. W. 41 172
6655 69		HL, HC	; INDEX THELE
8896 46	838 LD	B, (HL)	
6697 CDHERO		MSUCKI	; CHLL SUCK ROUTENE
8899 D1	848 MINT2: POP	₩.	; duning return to dej. He = PC
<b>90</b> 98 79	841. LD	AL C	; GET CALL INDEX RACK
8890 FD4687	842 LD	B, (1Y+(14B)	; restore cloberred registers
<b>80</b> 9F FD4E86	843 LD	C, (14+(HC)	
00R2 18RH	844 JR	INTPE-\$	; Join Normal UPI dispatch sequence
	846 ; NHE:	SUCK IN	INE: FROMENTS
	847 ; PURPUSE:	TREASEER	e of the the three three three context block
	848 ; INPUT:		Lord Mrisk (see Interpreter Comments)
	<b>849 ; OUTPUT</b> :	HL = UPD	
			ITINE IMPLEMENTS A MACKO LUAD INSTRUCTION
			REPETER AS WELL. A ONE BIT IN THE
			S TRANSFER THE NEXT INLINE BYTE INTO THE CB
			ANCE CONTEXT BLOCK POINTER'
			DEFINED, ONE FOR THE SUCK MACRO INSTRUCTION
			RPRETER TO USE
2004 F4	856 ; SUCK MAC		; RETURN ADDRESS TO HL
0084 E1	857 MSUCK: POP	nu. DE	; POP OFF PC
<b>10 GR99</b>			( *** REPLACE NITH 1D HL, REENTRY IF THINGS CHARGE
00A6 23		HL	; HOVENCE TO REENTRY (MINIO)
6087 E5		H HL	
com co	862 ; FALL IN		
<b>8868 (86</b> 8	863 MSUCKI: B11		; IX LORD WANTED?
<b>99618</b> 25649	864 JR	Z; MSUCK2-\$	; MSUCK2 IF NOT
88AC 18	865 LD	fi, (DE)	
80AD 13		) DE	
<b>BRFF</b> : FD7782	867 LD	(IA+CBIXT)*	Ĥ
8881.1A	868 LD		
<b>668</b> 2 13		DE DE	
888X FD7783	970 LD		
0086 FDE5	871 MSUCK2: PU 970 PD 970 PD 971 P		; LET HL = IY
6668 F1		PHL.	· • • •
0069-23		CHL CHL	; + 4
9969 23 9968 23		C HL C HL	
9966 23		inc iHL	
<b>994</b> 0 CEH0			; KILL IX BIT
QUARY OF MARY		HOUS SUCK IN L	
<b>666</b> F (1838)	879 MSUICK3: 5k	1 K	
<b>666(1</b> (666)		NC: MSUCK5-4	F ; MSUCKS IF NOT THIS TIME
990CK 3FI	881 LD	H. (DE.)	; GET INLINE BYTE
88C4 33	882 IN	C DE	
<b>66</b> C5 77	883 LD		; STUFF INTO CB
<b>60</b> 06-23	884 MSUCK5: IN	C HL	; EUNP CB FOINTER
			STHER STRUG OF ISELITIS PRESERVED
MMC7 204-6			k ; JUMP ERCK JF MORT TO DO
BEALS FIS	- 887 - EX		; HL = HC
HOCE C9	858 KH	1	; 1HEN (401)

क में

•

-

---

وروقت والمراد والمراجر

\$

`.

an a		101
	890	; ********
	891	; + UPI ROUTINE EDORESS TERLE +
	897	;
<b>BBCB 7HH</b> B	893	SYSDP1: DEFN HINTHC
<b>99</b> CD 7962	894	DEFN MXINIC
3832F 15266	895	DEFN MKCHLL
<b>990</b> 4. 71×69	896	DEFN MICHLL
<b>880</b> % 7368	897	defin miket
<b>66D</b> 5 C46A	898	defin hhoune
66D7 H400	899	DEFN MSUCK
8809 8881	900	DEFN MACTON
BEDR 7EPM	961	DEFN TIMEY
9901) 8865	982	defni muzsen
<b>880</b> F FC85	903	DEFW_MUZSTP
99E3. CF03	904	DEFM MSETUR
<b>88</b> E3 (DBM).	965	defni mcollok
BBES EECH	966	DEFW MFILL
BRE7 B296	907	defin mpront
88E9 FER6	908	DEFN HYNRIT
<b>66E</b> B 6687	909	DEFN MARITR
<b>BRE</b> D 1587	910	DEFN MIRITP
<b>BREF 1987</b>	911	DEFN HNRIT
<b>99F1</b> . 1097	512	DEFW MURITA
00F3 7D07	913	defin hyfl an
88F5 9E87	914	defin melank
88F7 8983	915	DEFN: INSRVE
00F9 RD07	916	DEFN MREST
<b>60FB 6H6</b> 2	917	DEFN MSCRO
80FD E107	918	DEFN DISPCH
00FF (:407	919	DEFN STRNEN
<b>9181</b> FB98	97.0	DEFN BODISP
0103 F608	925	DEFW MKELAB
0105 FEOA	922	DEFIN MRELAI. ; RELARS
0107 5606	923	DEFN MVECTC
<b>618</b> 9 3366	924	DEFN MVECT
0108 (908	925	defin mkotas
eled aced	976	DEFN MENTRY ; SENTRY
<b>918</b> 9066	927	DEFN MOOT ; DOIT
8111 6686	928	DEFW MDOITR
RIJI HARD	<i>51</i> 9	DEFN HP12RK ; P12HRK
0115 970C	930	DEFNI MHENU
8117 FB8C 8119 318D	931	DEFNI HOLTP
8119 3160 8118 1860	9.0	DEFN MOETN Defn mptalse = ; pruse
6115 1500 611D CC86	933 674	DEFN NPRISE ( ) PRISE DEFN NDISTI ( ) DISPLAY 11NE
8111 CCR8 8111 550C	934 935	DEFN MINISC / INC SCORE
8121 760B	936 936	DEFN DINCSG 3 INC SCORE DEFN DINNIB 3 INDEXN
012X 900B		DEEN PUINTE ; STOREN
0125 HC08	938	DEFN MINDA J JNDEXN
6127 ED68	939	DEFN MINDE ; INDEXE
0129 4K9K	940 940	DEFN NIKIVE ; NOVE
MI23 HEAD		DEFN PROVE 7 PROVE
<b>6120</b> 2163	942	DEFN BOORD
6127 JF03	943	DEFN RUSSE
		DEFN RUDA
<b>01</b> 3C 8463	945	DEFN RODA
<b>61.</b> 55 6483	546	DEFN RCDC5
0137 4163	.710 547	DEFN ECONG
61.39 6E63	548	DEFN SCHOD
and an an article	J 11.	ten en allen ander

102

<u>-</u>			4 201 502	
	•••• •	103	4,301,503	104
101301 2503	949	DEFN SUSIIG	1. A	
0130 5683	958	DEFN SDARS		
813F 4083	951	DEFN SNEGT	#	*;
<b>8141</b> , 7F83	952	DEFIN MRANGE		
6143 416C	953	DEFN: NOULT		
6145 6083	954	DEFN MSETB		
0147 2300	955	defin msetin		
0149 4002	<b>556</b>	defn innd		
		MACRO ROUTINES ARGUME	ent mask table	
		Forment :		
		*****		
		*7*6*5*4*3*		
		*****		
		* H * L * A * 1X* B * *****		
			N THE CHLI. INDEX IN THE F	OF LODITIAS CODUCTS
		(ONITING UNUSED FIGURE		OLLONIANI ONDUN
		(INDEX), IXL, IXH, E, D, (		
6148 68		FRGT: DEFB 0	; INTPC	
8140 66	969	DEFB Ø	; XINIC	
614D (18	970	DEF8 11000008	; ROHL	
014E C8	971	DEFB 110000008	; MCALL	
814F 68	972	DET B B	; MRET	
0150 (9	973	DEFB 110000008	; MJUMP	
81.51. 68	974	DEFR 000010000	; SUCK	
6152 69	975	DELE 0	; ACTINT	
015× 04	976	DEFB 000005008	; DECCTS	
0154 F0	977	DEFB 11110000B	; BRUSIC	
0155 00	978	DEFB 0	; EMUSIC	
6156 28	979	DEFR OCHOIODOR	; SETOON	
0157 00	980	DEFB 110000008	COLSET	
6158 2F	981	DEER HOLDISIE	; FILL	
<b>81</b> 59-2F	982	DEFR 60101111B	; <b>Rectan</b>	
<b>815</b> 8 DØ	983	DEFR 11010000K	; WARTER	
<b>615</b> 8 E3	984	DEFB 11100011B	; WRITR	
0150 E3	985	DEFR 33300033R	; WRITP	
0150 EF	986	DEFB 11101111B		
015E EF	987 988	NEER 111011118 NEER 0000100118	; kirijn ; vielenk	,
615F 13 6168 CB		DEER 11001011B	; HLANK	
6161 (F		DEER 110011118	SHVE	
6162 03	991	DEFR 110000118	; KESTOKE	
8163 (F	992	DEFB 110011118	; SCROLL	
6164 27	993	DEFB 601601118	> NEW DISCHR	
6165 07	994	DEFR JIMMOJIS	> NEW DISSTR	
1166 CF	995	NEFB 11001111B	; DISNIM	
M167-20	996	DFER DURING HIR	) RELARS	
6168 29	997	DEFE (net (numeric)	) KHTHU1	
6169 IM	998	DEER 11030004	VECTC	
<b>01</b> 68 D0	999	DEFR 110500008	; VEC)	
016k 60	1666	DEFR H	3 KCTRSC	
<b>01</b> FC <b>0</b> 3	1001	DEER 00000000	; SENTRY	
<b>916</b> 0 (19	1662	DEEB 310000000	; D011	
<b>616E CB</b>	1003	DEFR 11000000B	> DOLTR	
<b>01</b> 6F 60	1604	DEFR 0	; P12RRK	
0170 (3	1005	DEFR 31000031R	( HENU	
6171. EC	1666	DEFR 11101100R	; GET PARAMETER	
6172 CF	1667	DEFB 310031318	; GET NUMBER	

Ĺ

.

		4,301,503	
n an		105	. 1
6173 68	1.000	DEFB BBBBBBBBBB ; PRUSE	
0174 87	1869	DEFR (GOOG111B / DISTIN	
8175 08	1618	DEFB 1100000k ; INCSCR	
8176 (18	1611	DEFR 110000008 ; INDEXN	
0177 00	1612	DEFR 310000008 ; STOREN	
8178 08	1.013	DEFR 11000000 ; INDEXN	
6179 (19	1014	DEFR 31000000B ; INDEXB	
01.7FI CF	1015	DEFR 31001333B ; HOVE	
617H C8	1016	DEFR 110010000 ; SHIFTU	
017C CB	1617	DEFB 110010138 ; BCDADD	
017D (18	1018	DEFR 31001011B ; BCDSUB	
617E CB	1019	DEFB 11001011B ; BCDHUL	
017F CB	1020	DEFB 110010118 ; ECDDIV	
0190 (18 0101 66	1021	DEFR 11000 0008 ; BCDCHS	
<b>0181, 08</b>	1802	DEFR OCOLOGISE ; FOLKEG	
0182 CR 0183 08	1823	DEFR 13000 0118 ; DEDD	
6184 6B	1824	DEFB COCCLOSE ; DSNG	
<b>6185</b> (8	1825	DEFB 00000018 ; DABS	
<b>6186</b> 29	1026 1027	DEFB 110010000: ; NEGT	
9187 99	1628	DEFB 001000000 ; RANGED DEFB 0000000000 ; QUIT	
0186 E0	1629		
8589 (3	1830		
<b>6198</b> (7	1030	DEFB 310000118 ; Set Nord DEFB 310001318 ; MASK TO DELTAS	
	2003	MIT FIGURE / HOK TO DELING	
	1033 ; IN	TERUPT ROUTINE FOR EVERYBODY	
	1.034 ; WH	o doesn't nant to arete thetr onn	
	<b>10.5</b> ; D0	es 4 60th sec counters in cto-3	
0188 F3	1036 MACTI		IS OFF
0180 F5	1837	PUSH AF	
6180 05	10.48	PUSH BC	
<b>618</b> E 05	1(139	PUSH DE	
<b>P18</b> <sup>+</sup> F5	1049	PUSH HL	
<b>019</b> 0 ED5E <b>019</b> 2 (3E00	1041	)M 2	
0194 HM7	1042 1043	LD AUTAB, SAR, 8 LD D.A	
0196 3E08	1044	LD 66,266	
<b>01</b> 98 D30 <del>4</del>	1845	OUT CINEDROPH	
815H 3E34	1046	LD FL TTHEREFT	
6190 1360	1047	(U) (INFSK), A	
<b>R194</b> (1)FMM	1048	CRUE DIMEZ CONDITION MUSIC	: AND SECONDS
OTHE OF OF	1649	10 0.0+H ; USE 010+3	
<b>01A</b> ( CD7F04	1050	CRU DINEY (CDC-C	
edite F1	1(61	PCH- HL	
81H7 D1	1852	POP DE	
OTHE C1	1653	POP EC	
0169 F1	1.054	POP AF	
elar fr	1655	E]	
04mp 0.7	1656	RF T	
	- 1.858 😛 ROUT		
		1058: To NHIT for Chenge of Program Status	
		ether the ports or the timer-counters.	
	1861 ; IN F	IDDITION IT CHECKS TIHOUT FOR LONG PERIODS	0F 1N-
	1062 ; HCTT		
BLAC SHEAM	1063 ; ## 1 1064 hentry	S VECTOR OUT FLAG SET??	
01AF FEAR	- 1064 - MENIKY - 1865		
01.81. CH1.920	1066		
OTB4 SHECKE	1867	JP 2/2019H ; yes - Jump Out LD RJ (T1MOUT) ; check if time to bli	WORT
AREA TO MAN DAY	4 S.S.	CAP DEVISION / CHECK IP LINE IU BLI	TKUU1

. -

	Sector	r		_			4,30	01,503	100
			<b>₽</b>	7					108
<b>01</b> 87	87	1668		OR	A				
<b>0</b> 188		1869			NZ ITESI-\$				
01BA		1070	HP12BK:		Ĥ	;	TIME	TO SHUT DOWN	
6158		1.071		0I can	4164.63.0		1184	- 0000 - 0004 B-1620	
	0315	1.872		OUT	(VOLC), A	;	IUKN	OFF SOUNDS	
ed RF.		1.073 1.074			(VOLAB), A BC, COLBX+8*24	54			
	61.6688 ED79	1075					PAIN	t it black	
8105		1.075		DJNZ		,			
	111402	-	HEP:		DEL AKEYS				
	CDF 40C	1678	164.4		FINDLE	į	CALL.	STORE DE INTO CONTEXT ROUTT	柚
	CDE501	1079			TTEST			FOR SOMETHING TO HAPPEN	
61D0		1059			Ĥ				
	2667	1081		Ĵ <b>R</b>	NZ; MP12RK-\$				
<b>01</b> D3	FD:(68966	1862		LD	(17+088),0				
<b>01</b> 07	FB	1683		El					
6108	20E84F	1004		LD –		;		SAVED COLORS	
eid:	225.841	1665	HCOLOR:		(COLLST), HL		SHYE	COLORS FOR FUTURE	
	<b>61.0E</b> 08	1886		LD	HC, BRIGK+CULH				
	EDEC	1087		OTIR		į	KL SI	T THE COLORS	
<b>91</b> E3		1668		XUK	н				
ede4		1089	1 1 F C T	RET.	2044				
	CDEC93	1090	TTEST	una LD	1RCHK (17+088), A				
	FD7709 FD7007	1091 1092		LD	(14+CBR)*R				
	FE13	1893		CP	SKYD				
01F8		1894		RE1	C				
	FF1C	1695		(P	FOTO				
OF S		1696		KF1	NC:				
	<b>SEFF</b>	1697		LD	fl 6ffh				
MF6	TCELEAF	1098		10	(1) MOUT (), H				
<b>61</b> F9	(9	1099		KET					
641.0	C48D	1101	CHECE:	NELU	SCH				
	DDPD	1162	UNLUL.		PNCHLC				
	2010	1103			CHIEST	;	STR	et of chloulhior	
<b>V</b> 21 L									
		1165	; SYS		outlines jump	٧Ł	CTOR		
		1166			2468			EXTRACT. A LABORT OF	
. – .	038084	1107		JP				IMER & HUSIC	
620.5	: (37694	1168		JP	TIMEX	'	DEC	Ink	
6296	. 29	1110	SYSEND :	DEEB	294				
6297		1111		DEFR					
6268		1112		DEFR					
6269		1113		DEFR	1				
929A		1114		DEFR	7				
828H	E498	1115		DEFH	LRGCHR				
8280			SHLENT:						
	64	1118		DEFE					
	66	1119		DEFE					
	) (f.	1120 1121		DEFE DEFE					
	. 65 2. 65 66	- 1121 - 1122			i shechr				
0617	. OF OFI	J. J & &.		DU P	1. 2010.02101X				
		1124	; HELKE	YS MF	КК				
8214	1 3F		<b>FIKEY</b> S		( 3 <b>F</b> H				
	534	1126		DEFE	K ISFH				

•

• \*

. . . . .

			_			4,301,503	110
		10	9				110
9216 3F	1127	1	DEFB	34FH			
<b>621</b> 7 3F	1128		DEFIS	34-H			
				(OFIKD MENU			
6218 HEGD	1131	GUNENK:	DEFN	C11L.			
8218 CR0D	1132		DEFW	HIG			
8210 DE17	1133		DEFN	GESTRI			
621E 40415820	1134		DEFH	'MHX SCORE!			
8227 60	11.5		DEEB	8			
B228 23244F46	1136		DEFK	17 OF HLAYE	<u>k5'</u>	•	
8234 88	<b>11</b> 37		DELB	8			
<b>82</b> 35 23204F46	1178		DEFK	THE OF GAMES	1		
823F 60	1139		DEFR	6			
		. Martan's		2-248-8 1-25 - 3		K TO DELTRE	
		S NHME:					
		; INPUT		K = 0095		anus (mr. flop bit set if flo	I ROUTENS
	1143						F 1989416672
	1144					TIVE DELTH	
	5545		0011			DIVE DELTA	
8248 CD5682		manu:		CONCEL.	ł	HEINEXLE	
6243 EB	3547			dej HL. Mrfl.opj C		LIND CLTD	
8244 (1871) 8246 2887	1148					YES - DOT	
1	1149 4450			RB		NU - GET NHSK	
	1158		HND		,	NU - UET FIREN	
	1151 4452						
<b>8248: 2881</b>	1152		JR	2 MAIDE-4		INVER) IF NOT ZERO	
624D 2F	1153 4454		CPL.	K A	,	INVERT IF BUT ZERO	
024E 47		MHODS :				PROCESS X	
824F CD5682		HPTD2:		CONCPL.	,	FRUCEDD A	
8252 EB	1156		EX JP	DE, HL STHLDE		STOKE HEADE RND QUIT	
625X C34866	1157		JF	21 <b>01.14</b> 2	,	STOKE HEADE HAD ROLL	
	1159	; SUEKO	UTINE	TO CONDITIO	NAL	ly complement or zero hi	
8256 (1998		CONCPL :		B			
8258 3969	1161		JR	-	;	JUMP 1F NOT UP	
6258 70	1162		LD	A.L.			
8258 2F	1163		CPL				
825C 6F	1164		LD	LA			
8250 70	1165		LÐ	ΑH			
825E 2F	1166		CPL.				
825F 67	1167		LD	њA			
8268 23	1168		INC:				
0261 CR08	1169		RRC	8			
<b>826</b> 3 C9	1179		RET				
8264 CB88		CUNC1.		8	į	DOWN SET?	
6266 08	1172		RET	C	;	QUIT IF SO	
<b>826</b> 7 C32B90	1173		JP	CONC2	j	JUNP TO ZERO OUT	
		; NFME:		SCROLL M			
		; INPUT	:			OF LINES TO SCROLL	
	1177					OF HYTES ON LINE TO SCROLL.	
	1178					INCREMENT	
A	1179				сI	LINE TO SCROLL	
026A AF		MSCKOL:			÷	Pran Praktist	
8261: (5				••	i	SAVE COUNTERS	
626C 05	1182		PUSH				
<b>626</b> 0 47	1183		LD	R/H			

•

•					4,301,503
		111	L		11
626E FB	1184	1	X	DECH	
826F 19	1185	f	Ð0	HL D	; FLOD INCREMENT TO LINE
8278 F5	1186	ł	U.H	н	
6271 EDE0	1187	ł	ÐIR		; ZZZZHP!
827.4 ES	1188	F	(IP	HL	
<b>6</b> 274 D1	1189	H	11	DE	
<b>6275</b> CI	1198	F	NH I	HC:	
6276 18H (	1191	[	JN2	NSCRI	1-1
<b>6</b> 278-09	1192	k	1		
	11.91	; NHME:			INCRU INTERPRETER EXIT NITH CONTEXT RESTORE
	1195	; MIKMIS	F:	(	auto interpreting and go home
8279 E1	11%	MXIN1C: H	20P	HE	; THRON OUT DUMMY RETURN
	1197	; NHME:		í	Return From System Crili
			· r· .	1	
	1198	; MIRPUS			returning to user and restoration of register
<b>8</b> 279 EL	1198 1199		χ Έλληνου Γ	•	Returning to user and restoration of register ; return address to he
0278 E1 0278 FDE1		KEIN: H		HL	
	1199	KEIN: H	QP.	HL	
027H FDE1	1199 1260	KEIN: F	CP CP CP	HL 19 - 1	
027H FDE1 027D DDE1	1199 1200 1201	KEIN: H F F	20P 20P 20P 20P	HL 1Y IX	
027H FDE3 027D DDE3 027F D3	1199 1200 1201 1202	KETN: H F F	20P 20P 20P 20P	HL 1Y IX DE	
027H FDE3 027D DDE3 027F D3 0280 C3	1199 1200 1201 1202 1203	KETIN: F F F F	70P 70P 70P 70P 70P	EC IX HF	

	1208 ; NAME	: RO DIVII	XE.
	1209 ;		
<b>6284</b> CDCF62	1218 BCDDV:		; generate accumulator
0287 E3	1211	EX (SP), HL	; HL ≠ ACC; TOP = AkG2
6288 (5	1212	push rc	
8289 8688	5213	LD B,0	
828F 79	3214	LD ALC	
<b>6280 CR</b> 39	1215	5741 C	
628E 89	1216	ADD HLJBC	en e
6281 4F	1217	LD CJR	
6290 FB	1218	EX DEJ HL	() HL = ARG() DE = ACC
<b>6291</b> EDE8	1219	LDIR	; HL = FIRGE FLAG+1
<b>8</b> 293 C1	1220	FOP BC	
8294 01	1221	pop de	
8295-28	1222	DEC HL	; ** F1X **
0296 EX	1223	EX (SP)/HL	; ht = Arg2_ top = Argd_Flag
<b>62</b> 97 C5	1.224	MR2H PC	
8256: 6666	1225	LD B/O	
<b>029f</b> ; 09	1226		; HL = ACC+S12E72
<b>629</b> B (C).	<b>1</b> 227	POP BC	
<b>629</b> 0-60	1228	DEC C	; ** FIX ** DECREMENT SIZE
0250 EB	1229	EX DEFHL	; HL = ARG2, DE = ACC; TOP = ARG1FLAG
025 <del>4</del> 3B	12:00	DEC DE	; ** FIX **
629F 3B	1231. DIVI :	DEC DE	
82H(1 HF	12.02	XUN: H	
<b>62ft</b>	12:00		; ARG2 = -ARG2 (105 COMP)
<b>0</b> 283	9234 D1V2:	SYSTEM DADD	; SURTRACT UNTIL BORRON
<b>112115</b> (1814)	12:5	08 €\b1A(+ <b>≹</b>	
<b>02H</b> 7_3C	\$236	JNC H	; or under toop count > 99
<b>0</b> 2H8-27	1237	DHH	e e e e e e e e e e e e e e e e e e e
<b>626</b> 9 264 8	1268	0K NZ-D1V2-\$	
<del>6266</del> : E3	12:0	POP HL	
R2HC R6FF	1240	LD (HL), (H) H	
8096F (C)	1245	FOR BC	

À

		5		<b>.</b>		s.		4,301,503
•				1	13	•		1,501,005
•	H?H	1860	1242		ЭR	MULT <del>C</del>	-4	
	6261			DIA'C	<u>5</u> ¥5	ifn Nfe	1	
	HSK (		1244			11-11 1-11		
		F3	1245			(SP),	HL.	) HL = ARGI
	6286 6287		1246 1247		DEC		<i>n</i>	. Z PART ZAMERTE NEE ZERAS
	02h8		1248			(SP),		) SAVE ANSWER IN ARG
	821.9		1249		DEC		ni.	
		2613	1250			NZ DI	V1-6	
	62BC	F1	1251		POP			
	<b>02</b> 1D	C1	1252		POP	RC		
	626E	1855	1253		JR	DIV4-	\$	
							NERATE	Recurulator on the stack
		DDES		<b>CNHCC</b> :				
	<b>82</b> (?)		1256		XOR			
	8203C	91	1257		LD CUTC			
	6204 6206	<b>CD</b>	1258 1259			EM DAB: Dej hl	-	/ Alkeo:="Ales: Val.Ue
	82(7	1.0	1260			e des inc. En lande		; froz=fes value
	62(.9	FB	1261			DEJHL		FLAG=1. IF NEG ANS, ELSE POS
	02CR	67	1262		LD			
	6208	6F	1263		LD	LA		
	<b>620</b> 0		1264		ιD	A. 8	÷	
	<b>62</b> CD			MULTS		HL.		Foenerate acc on stack
	R2CE		1266			MUL75-		
	R2108 0214		1267			B.A		FRESTORE SIZE
	<b>021</b> )1. 10202		1268 1269		hdd Plish	HLJ SP		. (248 (2324)
	8203		1278			HL.		) SAVE SIGN ) SAVE SIGK POINTER
	8204		1271			Hi.		SAME ACC POINTER
(	<b>12</b> 05	FDEEBB				H QYI		
(	<b>82</b> D8	FDGEOR	1273			LOY		
	62D1:		1274		LD	C, B		
	B2DC	DDE.9	1275		JP			
			1276			INFL. ML		
			5277 5278			EN:		65 HLDAKG2 BHS12E72
			1279		.) 	EALCH-		12-1. ASSUMED EVEN) INSWER, COB (IN OVERELON
			1289		;	DRUNELD .	ukut, u	NEARCRY CZD UNI OYEKELUM
			1281		;			
1	R2DE -	CDC662	1282	BCDHL :	CHL	GNACC		; Generate accum
	02F1			MU 12	L.D	fi, (HL)	)	FIFTUR'E LOOP COUNT
	K42		1284		INC			
	R2F3 R2E4		1285 1286		EX	(SP)/H	ų.	SHLODEC ACC
	82E5 :		1287		AND JR	••	A4	FIF REG, SKIP MULT LOOP
	7.E.7		1268			DEHL	4-4	
	2 <b>4</b> 58			MULTR:		en dende	•	FELSE MULTIPLY
6	<b>2</b> 18 (	H7	1290		AND			; CLEAR THE CARRY BIT
	<b>2</b> 48 (		1291		DEC	Ĥ		; DECIMAL DECREMENT
	24 (: ) - ( )		1292		DHH	L 400,		
	260 ( 1960) - 1		1293			NZ, MUL	13-\$	
	)2FF E 12F8 2		1294 1295	HRN 14:		DE HL. DE		- THE CALMENT STOTAGE CONTRACT
	его <i>а</i> ЮН Н		1296	608 (9) <u>.</u>		HL (SP)/H	l	3 JNGREMENT DECIMAL ACC 3 Aligero?
	ef? (		1297			Сегин (:		PTR ZERSUV
	2F(-)		1298			v: N2, MUL:	12-\$	
	2F5 F		1299		POP 1	H		
H	2F6 F	1	1.(44		P()ł	KI		ARESIDEE STHON POINTER

- •

			4,301,503
	.115		, MESTORE STON
82F7 C1		8	) MELITINE VICH
16218-15 8219-05		ISH HC	
82FR 48	1304		
ROFE REAL	1:05 11		
821D (R39		a c	
82FF 89	1307 8	AD HLJBC	
6388 (1624)	1.08 5	.A C	
0382 FD80		) <b>ik</b>	
6384 (1		R BC	estimate means and the form of the
0305 (5		ish rc	; Check for overflow
0386 (1838		81. B	
<b>0388 HF</b>		01R F1 R (H1.)	
6369-66 6366-23		R (na.2 NC HL	
9398 19FC		JNZ MULTS-\$	
0360 ft7		ND A	; SET FLAGS
<b>030</b> F 2893		R 2, MUL 17-\$	
6010 3EFF		D R. HEFH	
0312 12		D (DE), A	
931× (1	1321 HULT7: P	OP BC	; Check Sign and
0314 F1		op hl.	
0315 (84)		11 B.C	; NEGRITE ARG1. IF NECESSARY
0317 2882		R 2, MULT6-\$	
8319		YSTEM RODCHS	DESTREE GENERAL CLOCK MUNITER
031H E1		OP HL	FRESTORE ORIGINAL STACK POINTER
<b>0</b> 310: 18FD		ijnz mult6-\$	
631E (9	J. 26-6	et Bod subtract &	Carbin .
			ng22
	1339 i 1331 i		KGI, HL)ARG2
			F/2+1
		RETURNED: FIRGLE	- ANSIAE R
031F		system bodoes	
0321	1305 BCDRD:	System hodneg	
0323 FB	1336	EX DEJ HL	
<b>8</b> 324		system hodneg	
0726 FB		EX DECHL	
8327		system dhdd	
	1348 ; AND FR		
		;	
		; ; decimel: signed	MARINTYTHE
			- FRIGHT FORM
	1344 1345	; ;G1VEN: DEXH	RG (1015 COMPLEMENT)
	1346		24.72+3
	1347		(SIGNED MEGNETUDE)
	1348	;	
0364 68	1349 SD9HG:	ip LJB	; HLDERGER-1 (STON EVIE)
632H 2D	1350	DEC L	
8724: 2698	1.01	LD H.O	
<b>632D 19</b>	1.62	RDD HLJDE	
8364 7E	1353	LD BR (HD)	; IF POS (SIGN NIBMERS)
0324 FE50	1364	CP 50H	
<b>63</b> 33 D8	1.05	RFT C	3FX11
BSCA ER	1:06	EX DE DE	FISE 1015 CONTREMENT
NCCC (FRI)	1.57 SPS164		FRINE DE STREFFIERS
03 (5) (4)	1058	SRC HJ (HL)	
0106-27	1.44	1.414	

Į.

117	Ļ.		4,301,503
837         77         3369         ID         CHD         F           87.6         23         1963         INC         H         F           67.6         24         1963         INC         H         F           67.6         24         1963         INC         H         F           67.6         24         1363         INC         H         F           67.6         1364         ID         H, CH         F         F           67.6         1365         IR         ReH         F         F           67.6         1367         RET         F         F         F           1378         JBCD NEGHT         1272         JBCD NEGHT         F           1372         JBCD NEGHT         BSSIZ/2/245         JBCD NEGHT         JBCD NEGHT           1374         JBCD NEGHT         BSSIZ/2/245         JBCD NEGHT         JBCD NEGHT           6341         68         1376         JBCD NEGHT         JBCD NEGHT         JBCD NEGHT           6420         1377         DEC L         BSSIZ/2/245         JBCD NEGHT         JBCD NEGHT           6434         519         1379         DD         JENT T F POS		1	
023: 23       1363       THC H         023: 1047       1362       DAR SDSMA-4         023: 27       1364       LD H, CH H       JAD SET STATING         023: 27       1364       LD H, CH H       JAD SET STATING         023: 27       1364       LD H, CH H       JAD SET STATING         023: 27       1364       LD H, CH H       JAD SET STATING         023: 27       1364       LD H, CH H       JAD SET STATING         023: 27       1364       JAS SET STATING       HERD H         1372       JAT STATING       HERD H       JAT STATING         1373       JAT STATING       HERD H       JAT STATING         1374       JAT STATING       HERD H       JAT STATING         1374       JAT STATING       JAD STATING       JAD STATING         1375       JAT STATING       JAD STATING       JAD STATING         1375       JAT STATING       JAD STATING       JAD STATING         1375       JAT STATING       JAD STATING	977/ 77		
9259         194-8         5x62         DM2         SIGN 64-4           9552         24         3533         IPC         IH         JHD SET SIGN INT           9552         74         3544         ID			
938: 28         3363         IAC         H         3440         SET         STGN H4           950: F440         1365         LD         HC         H         3400         SET           950: F440         1365         LD         HC         H         3400         SET           954: F440         1365         LD         HC         H         3400         SET           954: F440         1367         RET         1368         ;         1370         SET         SET           934: F440         1372         ;         GUPN:         DESK6         CSIGHED         HGMNTUDE)           1372         ;         GUPN:         DESK6         CSIGHED         HGMNTUDE)           1373         ;         FETUMED:         HC         H         H           1374         ;         RETUMED:         HC         H         H           9341: 68         1377         DEC         L         B         H         H           9342: 68         1377         DEC         L         B         H         H           9349: 3660         1382         LD         OLD, A         ; CLERK SIGN H7TE         B           9349: 3660			
B33C 7F         1364         LD         H, (H, )           B33C 7F         1364         LD         H, (H, )           B35F 77         1366         LD         (H, ), H           B36F 77         1367         HET           1368         ;         1369         ;           1370         ; BCD NEGRIF         DECRG (SIGNED MEGNITUUE)           1371         ;         DECRG (SIGNED MEGNITUUE)           1373         ; BCTUNNED: FKS (SIGNED MEGNITUUE)           1373         ;         DECRG (SIGNED MEGNITUUE)           1373         ; BCTUNNED: FKS (SIGNED MEGNITUUE)           1374         ; RETUNNED: FKS (SIGNED MEGNITUUE)           1375         ;         DEC L           6345 15         1377         DEC L           6345 220         1377         DEC L           6345 13         1378         LD           6345 13         1378         LD           6346 1381         KET         Z           6349 3669         1382         LD           6349 3669         1383         EX DE/H           6349 1382         LD         (HL), B           6349 1383         SEGN 77         1386           6351 77			
8330 F448       1365       UR       ReH         8356 77       1366       LD       CRL), A         6348 (5)       1364       ;         1369       ;       1369       ;         1370       ; BCD NEGRIF       B25465 (STORED NEGRIF         1372       ; GUVN:       DECKG (STORED NEGRIF         1373       ; BESD XECKG (STORED NEGRIFULDE)         1373       ; BESD XECKG (STORED NEGRIFUE)         1374       ; SETURATED: REG (STORED NEGRIFUE)         1375       ;       BESD XECKG (STORED NEGRIFUE)         1375       ;       BESD XECKG (STORED NEGRIFUE)         6341 (68       1376       DEC L         6342 2566       1377       DEC L         6345 159       1377       DEC L         6345 159       1379       HOD H.J.B         6345 168       1384       ISET Z         6346 168       1384       ISET Z         6347 2666       1385       EX DEFH         6348 168       1383       EX DEFH         6349 3669       1385       EX DEFH         6346 168       1385       EX DEFH         6347 500       1386       EX DEFH         6348       1385			
63.4F       77       13.66       LD       CHL), H         63.46       13.67       RET       13.68       ;         13.68       ;       13.69       ;       13.69       ;         13.70       ; BCD NEGRIF       DECKG (SIGNED HORNITUUE)       13.77       ;       BESIZE/244         13.74       ; RETURNED: HKG (36°S COMPLEMEND)       13.77       ;       BESIZE/244         13.77       ; DL       L.B       ; HLDMRGHE-5 (SIGN RYTE)       80.42         63.41       68       13.76       RCDNG: LD       L.B       ; HLDMRGHE-5 (SIGN RYTE)         63.42       2.00       13.77       DEC       L			
6349 (19)       1367       NET         1368       ;         1369       ;         1370       ;         1371       ;         1372       ;         1373       ;         1374       ;         1375       ;         1376       ;         1377       DEC L         1378       ;         1377       DEC L         1378       LD LB ;HL246646-5 (SIGN BYTE)         1377       DEC L         1378       LD LB ;HL246646-5 (SIGN BYTE)         1378       D LD B ;HL246646-5 (SIGN BYTE)         1378       LD LB ;HL246666-5 (SIGN BYTE)         1378       D HD F         1378       EX DF,H         1364       SET Z         1378       EX DF,H         1364       SET Z         1378       EX DF,H         1364       SET Z         1379       DF,H         1364       SET Z         1374       SET A         1384       SET A         1385       EX DF,H         1384       SET A         1385       ID A,B         1385 </th <th></th> <th></th> <th></th>			
1369       ;         1370       ; BCD NEGRIF         1371       ;         1372       ; GUVN:       DESARG (SIGNED NEGRIFULE)         1373       ;       B=S12E/2+4         1374       ; RETURATE:       HCH (GPS COMPLEMENT)         1375       ;       B=S12E/2+4         1376       ;       RETURATE:         1377       ;       DEC         1378       ;       DEC         1377       ;       DEC         6045       1376       ;         6045       1377       DEC         6045       1378       ;         6045       1378       ;         6045       1384       SET         6045       1384       SET         6346       1384       SET         6347       1384       SET         6348       1384       SET         6349       1384       SET         6346       1384       SET         6347       1384       SET         6348       1384       SET         6347       1384       SET         6358       FCDMG1       D         <			
1369       ;         1370       ; BCD NEGRIF         1371       ;         1372       ; GUVN:       DESARG (SIGNED NEGRIFULE)         1373       ;       B=S12E/2+4         1374       ; RETURATE:       HCH (GPS COMPLEMENT)         1375       ;       B=S12E/2+4         1376       ;       RETURATE:         1377       ;       DEC         1378       ;       DEC         1377       ;       DEC         6045       1376       ;         6045       1377       DEC         6045       1378       ;         6045       1378       ;         6045       1384       SET         6045       1384       SET         6346       1384       SET         6347       1384       SET         6348       1384       SET         6349       1384       SET         6346       1384       SET         6347       1384       SET         6348       1384       SET         6347       1384       SET         6358       FCDMG1       D         <		1368	;
1371       ;         1372       ;GUVEN:       DESARG (SIGNED MANITUDE)         1373       ;       BESIZE/243         1374       ;RETURNED:       RKE (SIGNED MANITUDE)         1375       ;         8341       68       1276       BCDNG:       LD       LE       ;HLDANGAR-1 (SIGN EVTE)         8342       2D       1377       DEC       L       RETURNED:       ;HLDANGAR-1 (SIGN EVTE)         8342       2D       1377       DEC       L       RETURNED:       ;HLDANGAR-1 (SIGN EVTE)         8345       139       1379       HOD       H_JDE       ;HLDANGAR-1 (SIGN EVTE)         8348       1381       KET       Z       ;EXIT IF POS         8348       1383       KET       Z         8349       3668       1382       LD       (HL),8       ; CLERC SIGN EVTE         8349       3668       1383       EX       DE/H       ; GLERC CHRCY         8349       3669       1385       FOLNCE:       ID       H.D       ; GLERC CHRCY         8349       2669       1385       FOLNCE:       ID       H.D       ; GLERC CHRCY         8349       1385       FOLNCE:       ID <td< th=""><th></th><th>1369</th><th>;</th></td<>		1369	;
1372       ; GIVEN:       DE-MAG (SIGNED MARNITUDE)         1373       ; RETURNED:       ReSIZE/243         1374       ; RETURNED:       RAG (SEC24)         1375       ;          9341       68       1376       BCDMG:       LD       L.B       ; MLDARGHE-4       (SIGN EVTE)         9341       68       1376       BCDMG:       LD       L.B       ; MLDARGHE-4       (SIGN EVTE)         9342       20       1377       DEC       L        (MLDARGHE-4)       (SIGN EVTE)         9343       5669       1378       LD       H.B       (MLDARGHE-4)       (SIGN EVTE)         9345       1378       LD       (MLD, 6)       ; CLERK SIGN EVTE)       (SIGN EVTE)         9345       1384       SEE01:       XOR       R       ; GLERK CHERY       (MDARGHE-4)         9345       1384       SEE01:       XOR       R       ; GLERK CHERY       (MARGHE-4)         9345       1384       SEE01:       XOR       R       ; GLERK CHERY       (MARGHE-4)         9345       1386       SEC0:       MLD       RCHARCHE-4       (SEC0:       (MARGHE-4)         9355       1393       INC       H		1370	(BCD NEGATE
1373       ;       B=S12F/2*3         1374       ;RETURNED: RKE (18*5 CONFLEMENT)         1375       ;         8341       68       1276         8341       68       1276       BDDR: ID       L B       ;HL2MRGRE-1 (SION EVTE)         8342       20       1377       DEC       L         8343       266       1378       LD       H.0         8345       139       1379       MOD       H.JE         8345       1383       LD       H.0       ;EXIT JE POS         8348       1383       ISET       Z         8349       2666       1332       LD       OLD, H       ; EENT JE POS         8348       1382       LD       OLD, H       ; EENT JE POS         8348       1383       ISEG       KCF       ; EENT JE POS         8348       1386       SEG       KCF       ; EENT JE POS         8349       1383       SEG       KCF       ; EENT JE POS         8349       1386       SEG       JE POS       ; EENT JE POS         8349       1386       SEG       JE POS       ; EENT JE POS         8355       1386       LD       OH		1371	<b>j</b>
1374       ; RETURNED: FARE (36/5 CONFLEMENT)         1375       ;         6841 68       1376       BCDNB: LD       L.B.       ; HLDANGHE-3 (SIGN EVTE)         6842 20       1377       DEC       L		1372	; GIVEN: DEDARG (SIGNED MAGNITUDE)
1375       ;         8341       68       1376       RCDNG:       10       L.B.       ; HLDRGHE-5 (SIGN BYTE)         8342       20       1377       DEC       L.       RCMS 256       1378       LD       H.O         8345       19       1379       HOD       H.JDE       RCMS 256       1378       LD       H.O         8345       19       1379       HOD       H.JDE       RCMS 256       1385       RCMS 256         8348       1381       SRET       Z       D       (HL), 6       ; CLERK SIGN BYTE         8349       3660       1382       EX       DE, H       1383       EX       DE, H         8348       5867       1385       RCDNG1:       D       6.6       ; ELSE 36'S COMPLEMENT         8341       2666       1385       RCDNG1:       D       6.6       ; ELSE 36'S COMPLEMENT         8347       1388       SNE(6):       XCR       A       ; CLERK SIGN BYTE         8345       1377       1388       LD       (HL), A       RES       36'S COMPLEMENT         8355       1389       INC       H       A       SNE A       A       A         8355 <td< th=""><th></th><th>1373</th><th>i B=512E72+3</th></td<>		1373	i B=512E72+3
8341       68       1376       BCDNG:       1.D       L.B.       ;HLDRRGHE-1 (SIGN EVTE)         8342       20       1377       DEC       L         8343       2669       1378       LD       H.B         8345       19       1379       HD       H.JDE         8345       19       1379       HD       H.JDE         8348       1381       ISET       Z         8348       1381       ISET       Z         8348       1381       ISET       Z         8348       1383       EX       DE /H         8347       1383       EX       DE /H         8347       1384       SRE(R)       XOR         8347       1385       FC DANAL:       D A(H_D) A         8355       1385       PEDNNE:       ELSE 18'S COMPLEMENT         8355       1387       DHA       HE         8355       1394       FE       ID         1395       ;       ID       HE <tr< th=""><th></th><th>1374</th><th>FRETURNED: FIRE (5015 CONFLEMENT)</th></tr<>		1374	FRETURNED: FIRE (5015 CONFLEMENT)
8342       20       1377       DEC       L         6343       2669       1378       LD       H, 0         6345       159       1379       ADD       H, DE         6346       6876       1384       BIT       7, (H, D)       JEXIT       JF POS         6348       684       1384       SET       Z       8349       3669       1362       LD       (HD, 0)       JEXIT       JF POS         6348       684       1384       SME G1       XOR       A       j CLEAR CRR6Y         6340       2669       1385       RCDNG1:       D       B       j CLEAR CRR6Y         6341       2669       1385       RCDNG1:       D       B       j ELSE 16'S COMPLEMENT         6351       77       1388       LD       (HD), A       j ELSE 16'S COMPLEMENT         6355       1389       JNC       HCDNG1-4       j 20'S       j j         1352       j       1385       ICD (HL), A       j 20'S       j j         1353       j       JS9       j ICD (HE), A       j 20'S       j j         1353       j       JS9       j ICD (HE), A       j 20'S       j 20'S       j 20'S		1375	i
6743 2660       1378       LD       H.B         6745 19       1379       HDD       HLJDE         6745 19       1379       HDD       HLJDE         6745 19       1384       RTT       7. (HL)       JEXIT IF POS         6748 268       1381       KET       Z         6749 2666       1382       LD       (HL), 6       J CLEAR SIGN BYTE         6748 268       1385       EX       DE, H       J         6747 2666       1382       LD       (HL), 6       J CLEAR CHERY         6748 2686       1385       RECONSI:       LD       R.G       J CLEAR CHERY         6747 2677       1385       RCDNG1:       LD       R.G       J CLEAR CHERY         6758 27       1385       RCDNG1:       LD       R.G       J CLEAR CHERY         6752 27       1387       DEA       HC       H       J S S J         6757 1678       1393       J       J S S J       J S S J       J S S J       J S S J         1393       J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J       J S S J S J       J S S J S J       <	<b>8</b> 341 68	1376 BCDNG:	i: 1.D. L.B. ;HL)ARGHR-3 (SJON BYTE)
6345       19       1379       HOD       H.J.DE         6346       CB7E       1384       RET       Z         6349       2608       1382       LD       (HL), B       ; CLERK SIGN RYTE         6348       1383       EX       DE, HL       ;       CLERK SIGN RYTE         6348       1383       EX       DE, HL       ;       CLERK CHRKY         6347       1384       SNE(1)       XOR       A       ;       CLERK CHRKY         6347       1385       RCDNG1:       D       R.B       ;       CLERK CHRKY         6347       1385       RCDNG1:       LD       R.B       ;       CLERK CHRKY         6347       1385       RCDNG1:       LD       R.B       ;       CLERK CHRKY         6347       1385       RCDNG1:       LD       R.B       ;       CLERK CHRKY         6353       77       1388       LD       (HL), A       ;       SEST       COMPLEHENT         6355       1393       ;       ;       ;       ;       SECONG1-4       SEST       SECONG1-4       SEST       SECONG1-4       SEST       SECONG1-4       SEST       SEST       SEST       SEST <t< th=""><th><b>0</b>342 2D</th><th>1377</th><th>DEC L</th></t<>	<b>0</b> 342 2D	1377	DEC L
0346       C167E       1.389       RT       7. (H )       JEXIT IF POS         0348       1.383       ISET       Z       JD       (HL), 0       JCLERK SIGN BYTE         0348       1.383       EX       DE, HL       JCLERK SIGN BYTE       JEXIT IF POS         0348       EB       1.383       EX       DE, HL       JCLERK CRRKY         0347       JSEG       1.385       SREGIL: LD       0.4.0       JELSE 10*S COMPLEMENT         0347       JSEG       1.385       RCDNG1: LD       0.4.0       JELSE 10*S COMPLEMENT         0347       JSEG       1.386       SRC R. (HL)       JELSE 10*S COMPLEMENT         0353       JSEG       JSEG       DNZ       RCDNG1-4         0353       JSEG       JD       OHD, A         0353       JSEG       JDNZ       RCDNG1-4         0355       1391       RET         1356       JSEG       JSEG       JSEG         1356       JSEG       JSEG       JSEG         1357       JSEG       JSECIMAL MISOLUTE       JSEG         1357       JSEG       JSECIMAL MISOLUTE       JSEG         1357       JSEG       JSECIMAL MISOLUTE       JSEG	0343 2680	1378	LD HO
0348       C8       1381       KET       Z         0349       3668       1382       LD       (HL), 8       ; CLERK SIGN HYTE:         0348       ER       1383       EX       DE, H		1379	
8349       3660       1.382       LD       CHL), 0       ; CLERN SIGN HYTE.         834B       EB       1.383       EX       DE, HL       ;       CLERN SIGN HYTE.         834B       EB       1.384       SNEG1:       XCR       A       ;       CLERN SIGN HYTE.         834B       SEE0       1.385       RCDNG1:       LD       R.6       ;       CLERN CRRAY         834B       SEE0       1.385       RCDNG1:       LD       R.6       ;       CLERN CRRAY         834B       SEE0       1.385       RCDNG1:       LD       R.6       ;       ELSE 18'S COMPLEMENT         8355       77       1.388       LD       CHL), A       ;       :       :         8355       1.9       1.389       JNC       HL       ;       :       :       :         8355       1.9       1.389       JNC       HL       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       : </th <th></th> <th></th> <th></th>			
8348       EB       1383       EX       DE, HL         634C       HF       1384       SNE(G):       XOR       A       ; CLEAR (CRORY         634D       3266       1385       RCDNG1:       LD       R.6       ; ELSE 16/'S COMPLEMENT         834F       9F       1386       SRC       R. (HL)       ;       ESE 16/'S COMPLEMENT         8355       27       1387       DRA       ;       ELSE 16/'S COMPLEMENT         8355       27       1386       LD       (HL), A         8355       1389       INC       H       .         8355       1389       INC       H       .         8355       1389       INC       H       .         8355       1393       ;       .       .         1393       ;       .       .       .         1393       ;       .       .       .         1395       ;       .       .       .         1395       ;       .       .       .         1395       ;       .       .       .         1397       ;       .       .       .         1399       ;			
634C       HF       1384       SNE(0):       XOR       A       ; CLEAR CHRKY         634D       3266       1385       MCDMG1:       LD       R.6       ; ELSE 16'S COMPLEMENT         634F       9F       1386       SRC       R. (HL)       ;       6158       20'S COMPLEMENT         6355       27       1387       DRH       ;       6158       10'S COMPLEMENT         6355       1387       DRH       ;       1388       LD       (HL), A         6355       1389       INC       H       ;       ;         6355       1393       ;       ;       ;       ;         1392       ;       ;       ;       ;       ;         1393       ;       ;       ;       ;       ;         1393       ;       ;       ;       ;       ;         1395       ;       ;       ;       ;       ;         1395       ;       ;       ;       ;       ;         1395       ;       ;       ;       ;       ;         1396       ; GEVFN:       DECHRG       ;       ;       ;         1397       ;			
6340       3286       1385       RCDARGI: LD       6.6       ; ELSE 10°S COMPLEMENT         934F       9F       1386       SRC 6. (HL)			
834F       9F       1386       SRC       A. (HL)         9358       27       1387       DHH         9353       77       1388       LD       (HL), A         9353       1389       INC       H         9355       1381       IS9       DNZ HONGI-4         9355       1391       KEI         1392       ;         1393       ;         1394       DECIME ACOUTE         1395       ;         1396       ; GIVEN:         1397       ;         1398       ; RECIME ACOUTE         1395       ;         1396       ; GIVEN:         1397       ;         1398       ; RETURNED:         1399       ;         1398       ; RETURNED:         1399       ;         9356       68         9461       ID         10       H.6         9357       2608         9461       ID         9357       1462         9358       1464         9359       1463         9359       1463         9359       1463 <th></th> <th></th> <th></th>			
0356 27       1367       DPA         0351 77       1368       LD       CHD, A         0352 23       1369       INC       H         0352 16F8       1359       DNZ BODNGI-4         0355 10F8       1359       KFI         1352       ;       1393         1354       ; DECIMAL HISOLUDE         1355       ;         1356       ; GIVEN:       DECIMAL HISOLUDE         1357       ; DECIMAL HISOLUDE       1356         1356       ; GIVEN:       DECIMAL HISOLUDE         1357       ; DECIMAL HISOLUDE       128         0358       ; RETURNED:       C=C+4. IF SIGN HIGH HIGOLUDE         1359       ;       BECIMAL         1359       ;       BECIMAL       ID         0357 2666       1466       BIT 7. CHLD         0358 19       1463       ADD       HL DE         0358 19       1465       KEI       Z         0358 19 <td< th=""><th></th><th></th><th></th></td<>			
6353       77       1388       LD       CHLD.A         6352       23       1389       INC       HL         6353       16F8       1359       DINZ BODNGI-4         6355       1391       KET         1392       ;         1393       ;         1393       ;         1393       ;         1394       ; DECTHM. MISOLUTE.         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1395       ;         1396       ; GIVEN:         DEDHKG (SIGNED MRON)TUDE)         1398       ; RETURNED:         1399       ;         6357       2608         1409       ; DEC L         6357       1409         6358       19         1403       RDD         6358       1409         6358       1409         6358       1409 </th <th></th> <th></th> <th></th>			
0352       23       1389       INC H.         03553       10F8       1359       DJNZ BODNGI-4         0355       1391       RET         1392       ;         1393       ;         1394       ; DECIMBL MISOLUDE.         1395       ;         1396       ; GIVEN:         1397       ;         1398       ; RETURNED:         1399       ;         9356       68         1409       SORE:         10       L.B         9357       2600         1409       DEC L         9358       1402         9159       1403         9057       2600         1403       RDD         9359       1403         9359       1404         917       7.0L.D         9359       1403         9359       1404         91403       PD HL, DE			
0355         16F8         1396         DJNZ RCDNG1-4           0355         1391         RF1           1392         ;           1393         ;           1393         ;           1393         ;           1393         ;           1394         ; DECIMAL MISOLUTE.           1395         ;           1396         ; GIVEN:         DESHKG (SIGNED MRGN)TUDE)           1397         ;         B=SIZEZ244.           1398         ; RETURNED:         C=C+1. IF_SIGN_RIT_(LEARED)           1399         ;         B=SIZEZ244.           1398         ; RETURNED:         C=C+1. IF_SIGN_RIT_(LEARED)           1399         ;         B=SIZEZ244.           03557 2660         1460         SIZEZEZ24.			
1392       ;         1393       ;         1394       ; DECTIMAL MISOLUTE.         1395       ;         1396       ; GIVEN: DECHAG (SIGNED MRGN)TUDE)         1397       ;         1398       ; RETURNED: C=C+4. IF SIGN BIT (LEARED         1399       ;         9356       68         1409       SDARS:         10       L.B         9357       2600         1401       ID         9357       1402         9358       1403         9359       ;         9359       1403         9359       1404         9359       1403         9359       1404         9359       1403         9359       1404         9351       1405         9351       1404         9351       1404         9351       1405         9351       1404         9351       1405         9351       1406         9352       1406         9354       1407         9355       1406         9356       1407         9357	0353 19F8	1390	DUNZ BEDNG1-4
1393       ;         1394       ; DECTHRE_RESOLUTE.         1395       ;         1396       ; GIVEN:       DEDERG (SIGNED_MRGN)TUDE)         1397       ;       B=SIZE/244.         1398       ; RETURNED: C=C+4. IF_SIGN_RIT_CLEARED         1399       ;         1398       ; RETURNED: C=C+4. IF_SIGN_RIT_CLEARED         1399       ;         1399       ;         1399       ;         1398       ; RETURNED: C=C+4. IF_SIGN_RIT_CLEARED         1399       ;         1399       ;         1399       ;         1391       1408         1392       ;         1393       ;         1393       ;         1403       ROD_HL, DE         1403       ROD_HL, DE         1403       ROD_HL, DE         1405       RET_Z         1405       RET_Z         1405       RET_Z         1405       RET_Z         1405       RET_Z         1406       LDRED_RED         1406       LDRED_RED         1406       LDRED_RED         1409       ;	8355 (9	1391	KET
1354       ; DECINAL RESOLUTE.         1355       ;         1356       ; GIVEN: DEDRAG (SIGNED MAGN)TUDE)         1356       ; GIVEN: DEDRAG (SIGNED MAGN)TUDE)         1357       ; BESIZEZ241.         1358       ; RETURNED: C=C+1. IF SIGN BIT (1.EARED         1359       ;         9356       68         1469       SDFRS:         10       L.D         8357       2608         1469       SDFRS:         10       H.B         9357       2608         1469       SDFRS:         10       H.B         9357       2608         1469       SDFRS:         10       H.B         9358       3469         91       1468         9359       1469         9358       1464         9359       1469         9359       1469         9350       1466         10       CHD.40         9360       1466         1469       ;         1469       ;         1410       ; CHO CHENCE SIGN         1413       ; GIVENE HERSIGE B) (HERSIDE)		1392	<b>3</b>
1395       ;         1396       ; GIVEN:       DEXERG (SIGNED MRON)TUDE)         1397       ;       BESIZEZZEL         1398       ; RETURNED:       C=C+L         1399       ;         0356       68       1400         1400       SDARS:       LD         1401       LD       LB         0357       2600       1402         0357       2600       1402         0357       2600       1402         0357       2600       1402         0358       1402       DEC         0358       1402       DEC         0358       1403       RDD         0358       1405       RET         0358       1406       10         1405       RET       10         0358       1406       10         1405       RET       10         0358       1406       10         1416       ;       (5104E)         <			
1396       ; GIVFN:       DEXHKG (SIGNED MAGN)TUDE)         1397       ;       B=SIZEZ241         1398       ; RETURNED:       C=C+1. IF         1399       ;         9356       68       1469         1399       ;         9356       68       1469         1399       ;         9356       68         1469       SORES:       LD         9357       2600       1463         9357       2600       1463         9357       2600       1463         9357       2600       1463         9357       2600       1463         9358       19       1463         9359       20       1463         9358       19       1463         9359       1463       BT         9351       1463       BT         9352       1464       BT         9355       3660       1465         9357       1466       1D         9360       1466       1D         9363       1469       ;         1416       ;       60VFN:         1413       GIVFN:			
1397       ;       B=512E-22+1.         1398       ; RETURNED: C=C+1. IF SIGN BIT (LEARED         1399       ;         0356       68       1468         1399       ;         0357       2668       1468         0357       2668       1469         0357       2668       1469         0357       2668       1469         0357       2668       1469         0358       19       1462         0358       19       1463         0358       19       1463         0358       19       1463         0358       19       1463         0358       19       1463         0358       1465       KET         0358       1465       KET         0359       1466       10         0359       1466       10         0359       1466       10         0358       1466       10         0368       1467       INC         0368       1469       ;         1410       ;       60         1412       ;       ;         1413       ;			
4398       ; RETURNED: C=C+1 IF SIGN RIT CLEARED         9359       ;         9356       68       1469       SDARS:       LD       LJ       B         9357       2668       1469       SDARS:       LD       LJ       B         9357       2668       1469       DEC       L       B         9357       2668       1469       DEC       L         9358       19       1462       DEC       L         9358       19       1463       RDD       HL, DE         9358       19       1464       RIT       7. (HL)         9358       19       1464       RIT       7. (HL)         9358       19       1465       RET       2         9359       1466       ID       (HL) DE       16         9359       1466       RET       2       16         9359       1466       RET       2       16         9358       1607       INC       (IV+CRC)       16         9363       19       1468       RET       14         1419       ;       61V+N:       HE DRAD       ReS).2E / 2+1         1413       ; GI			N. 279 1.0
1399       ;         0256       68       1460       SDRES:       LD       L.B         0357       2666       1460       LD       H.G         0357       2666       1462       DEC       L         0358       19       1462       DEC       L         0358       19       1462       DEC       L         0358       19       1463       RDD       HL, DE         0358       19       1464       BTT       7. (HL)         0358       19       1465       RET       Z         0359       1466       I.D       (HL) DE         0358       1465       RET       Z         0358       1466       I.D       (HL) A         0359       1466       I.D       (HL) A         0359       1466       I.D       (HL) A         0360       1466       I.D       (HL) A         0363       1469       ;       1419         1419       ;       GUVEN       HDRKS       HS) ZE/ZE1         1413       ; GUVEN       HDRKS       HS) ZE/ZE1       141         1414       ;       GUMED       HM NED			
0356         68         1469         SDRRS:         LD         L.B           0357         2600         3460         LD         HL0           0357         2600         3460         DEC         L           0359         20         1462         DEC         L           0359         39         1462         DEC         L           0359         39         1463         RDD         HL, DE           0358         1672         1464         BTT         7, (HL)           0358         1672         1464         BTT         7, (HL)           0359         26         1466         RET         2           0359         1466         NC         (HL) A         0           0359         1466         NC         (IV+CRC)         0           0360         1466         NC         (IV+CRC)         0           0363         1469         ;         14169         ;           1419         ; RCD         (HRNGE S)GR         R=S),2E/2±1           1413         ; GIVEN:         HEDRES INSEE) = COMPLENNED           1414         ;         (SIGREE) HERES),EE = COMPLENNED           1415			
0359 2D       3402       DEC       L         0359 2D       3402       DEC       L         0359 29       3403       RDD       HL, DE         0358 39       1404       BTT       7, (HL)         0359 20       1404       BTT       7, (HL)         0359 20       1406       RET       2         0359 20       1406       ID       (HL)         0359 20       1406       RET       2         0359 20       1406       RET       2         0359 20       1406       ID       (HL)         0359 20       1406       RET       2         0359 20       1406       ID       (HL)         0359 20       1406       RET       2         0360 ED246A       1407       INC       (TV+CHC)         0365 29       1406       KET       3416         1410       PED2 (HENGE STGN       3417         1414       (STORED MORTHUNED)       1416         1415       (RETUENDE MORTHUNED)       1416         1416       (STORED MORTHUNED)       3416         1416       (STORED MORTHUNED)       1416         1416       (STORED MORTHUNED)	<b>93</b> 56 68		
0359 19       1403       HDD       HL, DE         0359 09       1404       BTT       7, (HL)         0350 08       1465       RET       2         0359 08       1466       LD       (HL), 0         0359 08       1466       LD       (HL), 0         0358 3660       1466       LD       (HL), 0         0369 FD3466       1467       INC       (T)+(RC)         0363 09       1469       ;	0357 2600	1461	LD H.O
0358: CR7E       1404       B1T 7, (HL)         0350: C8       1405       KET 2         0358: 3680       1406       LD       (HL), 0         0358: 3680       1406       LD       (HL), 0         0358: 3680       1406       LD       (HL), 0         0360: FD3:06       1407       INC       CIV+CRC)         0360: C9       1408       RET	<b>635</b> 9-20	1462	DEC L
035D CR       1405       RET Z         035E 3600       1406       LD       (HD) 0         0369 FD3406       1407       INC       CLY+CHC)         0360 C9       1408       RET         1409       ;         1410       ;         1411       ; BCD         1412       ;         1413       ; BCD         1414       ;         1415       ; METURNED; HORED RESIDERED LORD         1414       ;         1415       ; METURNED; HORED STORED TORD         1416       ;         6364 48       1417		1403	ADD HLJDE
035E 3600       1406       LD       (HL):0         0360 FD3406       1407       INC       (19+0+0)         0363 C9       1408       RET         1409       ;         1410       ;         1412       ;         1413       ; 61VEN:       HEDHRG         1414       ;       (STORED HERED 100+)         1415       ; METURNED;       HEDRED 100+)         1416       ;       (STORED HERED 100+)			
0360         FDX466A         1467         INC         (1¥+CRC)           0360         5         1469         ;           1409         ;         1409         ;           1410         ;         RCD         CHRNGE         \$160           1412         ;         1412         ;         1412         ;           1414         ;         (\$108ED         NExtD10000)         1415         ;         1414         ;         (\$108ED         NExtD10000)         1415         ;         1416         ;         (\$108ED         NExtD10000)         1416         ;         000000000000000000000000000000000000			
0363 (29)         14(6)         RET           14(6)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;           14(7)         ;			
1409         ;           1430         ;           1431         ; BCD           1433         ; BCD           1434         ; BCD           1432         ;           1433         ; GEVEN:           1434         ; GEVEN:           1435         ; METURNED:           1436         ;           6044         48           1437         BCDCS:			
1430       ;         1431       ; BCD (HRNGE S)GN         1432       ;         1433       ; G)VEN:         1434       ; G)VEN:         1414       ; G)VEN:         1415       ; KE1URNED;         1415       ; KE1URNED;         1416       ;         1416       ;         1416       ;         1416       ;         1416       ;         1416       ;         1416       ;         1418       ;         1419       BCDCS:         10       ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	0.55.4 (.9		
1431         ; BCD         CHRNGE         S1GN           1432         ;			
1412       ;         1413       ; GEVEN:       HEDHKG       RCS.12E22+1         1414       ;       (STORED HERDED) 100ED         1415       ; RETURNED; HERESTOREE) COMPLEMENTED         1416       ;         0346       ;         0346       ;         0346       ;         1417       RCDCS:			
1413       (6)VEN:       HEDHKG       HSDHKG       HSDHKG			
1414 ; (STGHED NEGRETURE) 1415 ; (ETGHED NEGRETURE) 1416 ; (CKE4 48 1417 ECDCS: LD C.E.			
1415 (METURNED: HOR STOR B) COMPLEMENTED 1416 () 1416 () 1417 RODOS: 1D () B			10 S. AN 1. AN S. ANS
8364 48 1417 RODOS: 1.D. C.H.		1415	FMFURNED: HUG STOR BLECOMPLEM NAED
			•
8365 6690 1418 ID 8,0			
	8365 8688	1418	ID HA

		4,301,303
	times Linester 11	9
<b>0</b> 367 (0	1459	b <b>≹</b> t
0368-09	1428	HAD HUBC
<b>0</b> 769 7E	1425	LD AL(HE)
036H FE80	1422	XUR SOH
	1423 ; NHME:	SET BYTE
0360 77	1424 HSETH:	LD (HL), A
<b>9</b> 360 C9	1425	KET
	1426	1
	1427	<b>;</b>
	1428	DECIMAL ROD
	1429	;
	1430	golven: Decargo Hlicarge (3045 complement)
	1435	; B=512EZ/+1
	1432	; RETURNED: ARGI#ANSNER (1645 (COMPLINENT)
	1433	;
636E FF	1434 SDHDD:	XOR A
036F 1A	1455 SDHDD1:	LD ALOED AND A CONTRACT OF A
0370 SE	1436	ADC A, (HL)
0371 27	1437	DFIR
0372 12	1438	LD (DE), A
6373 13	1439	INC DE
0374 23	1448	INC H
0375 10F8	1.441	DJNZ SDHDDI-\$
0377 FE99	1.442	(1P 994) ; ** FIX **
0379 17	1443	RLA ; ++ F1X ++
0378 ZF	1444	CP1
<b>037</b> 8 FD7708	1.445	LD (19+Crelag), A ; Send Brick Status From Drod
<b>0</b> 37E C9	1446	RET

	1448 ; NAME.:	RHNED KHNDOM MUHRER
	1449 ; INPUT :	a = rance.
	1450 👉 QUI PUI -	A - RANKON NUMBER (O TO RANGE-1)
637F F5	1451 MREINGE: P	USH AF
0380 26EF4F	- 1452 L	D HL, (RHNSHY)
<b>838</b> 3 (106083)	1453 0	ALL SHIFTR
0.086 011700	3.454 L	D RC 23
6389-69	1455 H	DD BLUBC
0386 SH	1456 B	DC FUD
038R 22FF4F	1457 L	d (renshi), hi
838E 29E34E	1458 L	D HL (RHNSH)+2)
6391. SF	1459 1.	D EA
<b>0392 (DRC03</b>	1468 0	ALL SHIFTR
8395 19	1461 H	100 Hi∋Dk
0396-22514E	1462 1	D (KHW2H)+S)+H
<b>6</b> 399-58	1463 1	D FYD
6398 FB	1464 F	X DF-H
<b>9</b> 398 F1	1465 H	(P H
1839C H7	1466 H	nth) fi
639D 4F	1467 I	D CA
839 79	1468 1	Ð HO
1739 (SHE)	1469 0	IR / 74 RS-#
NORT RE	14/11 5	041 H
0.012 14	1471 K1: F	and Historic Constant and Constant
0.3414 34441	14/2 3	IR NG R2-\$
6385 IC	1473 1	INC H
0396-00	1474 KC U	¥C C
0387 2649	11/5	IR NZ/R1-\$
1389 C30108	1476 K3: 3	IP OF HOG

Ň

121

03HC 44	1477	SHIFTR:	1 D	R, H
03AD 4D	1478		1D	C1
øshe he	1479		XOR	A
<b>03FF</b> 1607	1488		1.D	D, 7
63RL 29	1481	SH1 :	(IDD	Hi⇒HL.
<b>636</b> 2-17	1482		RIA	
<b>03</b> 83 15	1483		DEC	D
6384-24FB	1484		JR	NZ; 5H1-1
0386-09	1485		ADD .	HU RC
0387-8H	1486		HDC:	H, D
6368 (9	1487		<b>RE</b> 1	

	1489 ; NAME:       SAVE AREA         1490 ; INPUT:       HL = SCREEN ADDRESS         1491 ;       DE = SAVE AREA RDORESS         1492 ;       DE = SAVE AREA RDORESS         1492 ;       DE = Y/X SIZE OF AREA TO SAVE         1493 ; NOTES:       THE SIZES OF THE ORJECT ARE SAVED IN THE         1494 ;       THE FIRST TWO BYTES OF THE SAVE AREA.
0389 FB	1495 MSRVE: EX DELHL
038H 71	1496 LD (HL); C ; SET X 512E
<b>6388</b> 23	1497 INC HL
<b>039</b> C 70	1498 LD (HL)/B / SET Y S12E
<b>93</b> 40 23	1499 INC H
036E AF	1560 XOR A
93BF ER	1501 EX DE. H.
<b>83</b> 08 (BF4	1502 SET 6.H ; SET NORMAGITO ADRIALISS
<b>93</b> (2)(5)	156X MSAVEL: PUSH BC
03CX E5	1504 PUSH HL
<b>03</b> 04 47	1565 LD B.B
83C5 EDE0	1506 LDTR
0307 Ei	1567 POP H
<b>63</b> 08 0E28	1508 I.D. G. BYTEM.
B3CR 09	1509 ADD HL, RC
93CE C1	1530 MOP BC
0300 10F4	1511 DUNZ HEAVEL-*
100F (9	1512 RFT
	1534 - FRAME: PPEGGAR OUTPUT PORT SETUR 1535 - FRAMERE: TO SET CONCOMPLIA VERM, ETC 1546 - TNETAS: REHORCE, DEVERBL, HETNAGD
<b>8</b> 771 8669	1537 MELTURY ID CHUCCE ; GET ERGE FORD NUMBER
1301 FD41	1578 OUI (C), B ; HUKBD
0303-00	1539 INC C ;
<b>030</b> 4 ED56	1520 001 (C), D ; VEREL
0306 D304	
<b>B3D5</b> (19	1509 RF1
	1524 ; NAME: TEST FOR TRANSITIONS 1525 ; FURCTION: TO FOR TRANSITIONS 1526 ; FURCTION: TO FOR FOR CHANGES IN THE FORTS ATC. 1527 ; 1-8 COUNTER TIMEREN HIT B 1528 ; 9-C = FOTO-3 CHENGED 1529 ; D = A SECONDS UP 1539 ; F= KEYLORED CHENGED (R=0-24) 1530 ; F= KEYLORED CHENGED (R=0-24) 1531 ; F=16 : TRIGOLOGYO - TRIDA 1532 ; FETURAS DEL VALUE AN P

 3532
 ; RETURNS MEN VALUE IN B

 0309 5E
 3533 CTLP
 LD
 Exchude

٠,

.

4,301,503 123 630AL 616968 1534 1D EC, 864H . . ; get harsk 6700-79 15:6 (0)12 LÞ Ю.C 031X 0F 15%6 **KKCH** 030¥ 4F LD C, H 1537 ; CHECK IF CT BIT =1 HND E RIGER HR 15:01 N2, CC11-\$ 93E1 2003 15:0 JR DUNZ COLP-4 83EX 16F8 1540 0315 (9 1541 RET ; MASK OUT BIT IN RUESTION 034.6 AB 1542 (01): XOR E Ø3E7 77 LD (HD) A ; put back the otelags or sentas 1543 03F8 78 1544 LÐ A.F. 63£9 82 1545 HOD B.D ; OLD RET FIDIX: FOP HŁ. 1546 **03EH F1** 1547 RET 03EH C9 ; SKIP COUNTER-TINERS AND POTS? 2/19EX-# 1548 TRCHK: JR 10FC 28/5 HLJ CUNT ; GET COUNTER TIMERS STATUS **9**3E) 2100MF 1549 LÐ 1556 1.D 0,0 03F1 1688 CHLL CILP ; COUNTER TIMERS 03FX (DD903 1551 D, 8 834.6 1666 1552 LD INC: HL **83F8** 23 1553 ; SEM145 CELL CITE 1554 63F9 CDD963 BC: 400H+P010 LD 1555 0340 01104 ; -> MPOTO INC HE **03FF 23** 1556 1PI (# 0400 ED78 1557 IN B. (C) MMP SE 1558 LD E (HL) ; GE1 (POT 1559 SUB E 8463 93 C/ PH0)-\$ ; NER ONE LESS THER OLD 8464 3865 1560 JŔ 8466 0668 1561 SUB PELKi ; FUDGE, BOOMLE, FACTOR ; NEN MORE THEN ULDER 1562 JR C, FM.0P-# 8468 3866 64681 30 1563 1NC: Ĥ 1564 PHOT: HOD -ft/h 6468 83 6460 77 LÞ (HD) R 3565 ВĤ 01(1) 47 1566 LÞ 64(4 79 1567 LÞ FL C 0404 09 1568 KH1 6416 60 1569 FPL0F 1NC -0 D0117 11FL0P-\$ 8411 1010 1570 1573 - F NOR TEST SECONDS 3572 19FX: 1D HULKEY-EX FIL = KEYSEX 0493 29E34E 6. (H) ) 0416 TE 1573 1D R) I 7.8 6417 (12) 15,4 1111 25.06 1475 ЭP 2 #145-# 7.411111 1111 PF4 1.6 041b-27 15/7 tp. KHE 57 H 6411 SE11 1578 19 HLSSEC 7 SECS 94/41 09 1579 KF1 1580 ; NON TEST KEYROARD PUSH H 04/4 E5 1581 1KEYS CHLL DELOHD 6427 CD7460 1582 DF: H 6425 FB 1583 EΧ BC, 400H+KEYS 6426 651764 1584 LD ; SET KIT COUNTER+COLUMN 8429 116641 1585 10 11,044 1586 MSK1 : H, (C) 6420: ED78 )N ; Check hording) mrgk 6424 HE 1587 HHD (111.) 847F 200H 1588 JK. NZ; MSENK2-\$ DEC C ; NEXT PORT 643(1, 6D 1589 ; AND COLUMN INC: E 0432-10 1598 ; hnd hesk 9433 23 1591 THC: H DJNZ MSK1-\$ 6434 16+6 1592

124

•.....

		1	9E			4,3	01,503	10/		
		· · <b>I</b>	25					126		
6436-78	1593		10	ብዞ	j	NU I	HING DOWN			
0437 1E12	1594		LD	E SKYO						
8439 1808	1595		JK	MSENKE-1						
6438 14		MSENK2			;	811	COUNTER			
94340 <b>6</b> F	1597		RKCF	ł			,			
M30-30FC	1598		JR.	NC; HSENK2-\$						
M3F 78	1599		LD	R Þ						
1448-187	1688		KL CF	•	j	KFY	=B]]#A		·	ې مدر .
1443. 107	1685		NLCF	f						دو.
<b>144</b> 2 <b>8</b> 3	1.662		HDD	ft. L.	;	+ ()	(LUMN			
MA3 30	1603		INC	Ĥ	;	PL.U	5 1			
1444 JEJ3	1.604		LD	E) SKYD						
1446 E3	1665	NSENKE	<b>۲(#</b> •	HL.						
1447 HE	1666		XUR	(HL)	;	KEY	-UKEY?			
0448 E67E	1667		AND	7FH						
<b>448 28</b> 67	1668		JR	Z, HANDLE-\$						
1440: AE	1609		XOR							
440-77	1610		LD	(HL); H						
M4E E67E	1611		AND	07FH						
1450 47	1612		LD	BA						
451 78	1613		LD	RE	;	KFY	Borrd Return Code			
452 (9	1614		KE)		•		and the second second			
		; NOM 1		KAND FS						
45% 611064		HERROR E :		RC: 400H+SNO						
456-23		511 02	) NC		:	->	ISMA			
3457 ED78	1618		IN	ft. (C)	'					
0458 AF	1619			(HL)	:	116	THE THE 2			
M58 2005	1670		JR	NZ, SNH11-\$	'	5-541				
145C BC	1625		INC							
345D 3647	3672			SHL0P-\$	:	M	JHNKE.			
345F 78	1623		LD	fl.B			KN O			
0460 (9	1624		KET.	NUC.	'	<b>ru</b> . 1	ANA - 42			
461 (1467		SIM11 :	R] J	4. H		160	TRIGER			
46X 2860	1626	1.4140.011	JR	7, 1045-4			RIG MUST BE JUNSTICK			
M65 1610	1627		HND	10H			EK OUT TRIGGER			
467 AE	1628		XOR							
Horne 1468-77				(HL) (HL) -	'	uru	HE VALUE			
	1629		() 7485							
1469 E630 1468 47	16.01		<b>AND</b>	30H						
	1631 4770		{ <b>þ</b>				n an an tha an			
Кы: 79 Калар	1632		10	Hi C			PORT HUMPER			
460 07 861 - 60 (81	1633		RICH		i	*2				
HEF THEM:	1634		SUB	(K h						
14/41 (.9 1474 - ch	16.5		KF)	21 M N						
473 <del>ft</del>		JUNS:		(HL) (HL)				21717-0-1 (N.17)		
472.77 872 kan	16.97		LÞ.	(HL)/A			HRNOE IN TRIG SU STORE	SIMULAL		
473 E60 <del>E</del>	1638		HND		i	THK	OFF TRIGER			
475 47	1639		10	15 A						
476-79	1640		1D	<b>A</b> ₊C						
477 (07 470 N/CH	1641		RI (3)		i	+2				
478 D686 -	1642 1643		SUB RFT	uter -						
478 (9										

3645 ; TIHEX 1646 ; INFUTS HL-> TIME DASE IN RAM 1647 ; I=TIME BASE MODULUS 1648 ; CHINSK AS IN DECCIS 3649 / PURPOSE: TO DECR TIMEBRISE AND THE O RESET OF AND DECR 1650 ; COUNTER TIMERS

Ì

					4,301,503
			27		
<b>84</b> 78 35					* ; * DEC * TOMERASE
8470 00	1652		<b>KE</b> î		
647D 70	1653		ιD	(HL)/B	() <b>KESET () INERGE</b>
					·
	1655	NEME:	DECR	EMENT COUNTE	R TIHERS
		; INPUT			
					ots to decrements cts under mask
					RITH THEN DEC CORESPONDING
				ijifo leave o	
					RUN IN ECD FOR ERSY DISPLAY
<b>R4</b> 7E 0608				B, 8	) NO OF BITS
0480 21054F					; -> 10 COUNTER 1 IMERS
048K 1600	3.663			D.0	; "RESULTS" ; CHANGE THIS TIMER?
0485 CR39 0487 3064	0665	T1111 P:		NG FILP-\$	3 GARAGE, (ALD CLUCK)
6489 7E	1666			fill)	; GET THE TIMER
0486 B7	1.667			ĥ	: 1S IT ZERU HLREADY?
	1668		JR		
6480 30	1669			8	
6481 27	3670		DAN		
	1673		JR	NZ; +3	
	1672		SOF		
0492.77	1673			(HE) B	; store new velue
<b>849</b> 3 23	1674	ETTE:			a da anticipa de la constante d
0494 (BIH	1625		RR		; ROTATES IN CARRY FLAG
	1676			(11推卫-*	; COUNTER LIFUHTERNUMBER TRACKER
6498 (GDDAF 6491 120				<del>ቤ</del> (ርዞክ) ኮ	EURONIEK UPDAHEBARATAREK IRACKER
0498-82 0490: 142004F	- 1678 - 4479		( <b>R</b> 1.6	V (CUNT), fi	*. *
	1680		KE)	COULTY II	
(14.24 6.2	1000		ING I		
		10.0		n rosanská	
				HR KOUTINE TO DESERVE G	WE THE THOUT AND AUSTC
	1684				
	1635				FRS (H) IN DE HL)
	16.45				/ ASSUMES YOU PUSH DELIKEGS
<b>846</b> 81-241-541-	1687			HL, PR10K	> PRIOR11Y=110K5
64H (CHA)	1688				FOR 1F TICKS OVERKIN
04fth C.()	1689		- KEU	NZ.	> RETURN
6466 (1901).	1650		្រះ	1, ( <b>H</b> .)	
64ft: <u>FB</u>	- 1691 - 4269		אל נוערט		(NR) INTERUPT#
04R3 21EA4E	- 1692 - 1693				> NOTE 11MER
eans allemen 64HC 7E	1691			fic (HL)	5 = 6 SKIP
64(10 B7	1695		08	Ĥ	
04FIF 25510	16%		JR	Z/51XY-\$	
04H0 35	1697		DEC		
64E5. 2668	1698		ЭK	NZ₂ STRK0-≸	
04B3 E5	1699			H HI.	
<b>04B4</b> DDE5	1700			K IX	
0486 CD1405	1766.			L HUZCPU	; =0 du NEXT NOTE
B4H4 DDE1	5762		POP		
MABR E1	1703		POP		÷
ended: 1808	3784		JR	SIXY-≸ NECHI	
MAKE ER MAKE CEPTE	- 1785 - 1786	STHKO:		DECHI 7. (HL)	
0464 CB7E 04C1 EB	- 1706 - 1707		EX	DE HL	
17714L LLP	2101		C.11		

				4,301,503
		129		
8462 2868	1708	JR	NZ/51XY-\$	
<b>840</b> 4 (4)	1709	DEC	Ĥ	
MC5 30	1710	DEC 1	H	; =1 GUIET NOTE
<b>04</b> 06 2004	1711	JR I	NZ; 5) XY-\$	
	1712 ; A=1	4		
<b>04</b> 08 D316	1713	OU)	(VOLHR), R	
0408 D315	5.754	OUT -	(VOLC), R	
BACC 23	1715 5189	INC I	H	
64CD 35	1736	DEC	(HL)	; IF(THR60(0)
64CE F26265	1717		P, GOUT	; ELZ UNINGRO
64D5 363B	3718		(HL), 59	
04D3 23	1719		HL.	; -> TIHOU
<b>64</b> 124 EB	1729	EX	DE HL	
0405 21E34F				; set seconds up
04DE CEFT	1722		7. (HL)	x x we we with the second sec second second sec
04D01_EB	\$723		DECHL	
<b>6</b> 404: 7E	1725			; CHECK IF ZERO
84DC 87	1775		H	A CHRONE IT CLINC
8400-280fi	1776		 2. GT3MER-& .	
64DF 35	1727		(HL)	> DEC 11MOUT
				ECOND ROUTHE
			- 0 & MIN !	
	17.00		(; <del></del> ())	
	17(1 ;	9-0-	-59;MIN	
	1731 ; 1732 ;	HSE		
			))//EUP=1	1
04F(1-23	1734 011M			i+>615ECS
04911 7E	17.5		" (HL)	JF (SECI-0
64E2 23	17.46	INC H		->OTMINS
04E3 F6	5737		н.)	3 & HIN!=0)
0464 2843	17.8		-6162- <b>\$</b>	) & (11)4.1 (12)
(H4F6 (18	17:49	14C H		; ->GISECS AGAIN
04F7 7F	1768		-	3) F (SEC 7=(1)
0458-57	1741	UK 1		777 X38X 110
(14) ( (nr)			2.00-+	
(MFR 5659	1793			A THEN SECENSED
<b>64</b> FD 23	1744	INC H		
64FE 7E	1745		-	;MIN
<b>04</b> EE (Ф	1746	DEC A		
04F8 27	1747	DHH		
04F1. 77	1748		HL)/H	
04F2_380E	1749		WT-\$	
04F4 .:0	1750 (101)	DEC H		/ FLSESEC
<b>94</b> F5 27	1751	DFH		
<b>64</b> F6 77	1752	LD (	1), A	
64F7 3869	1753	JR GO	417 <b>-</b> \$	
84F9 21F84F	1754 6162:	LD HL	J GANSTB	; ELSE GHETTHEUSES
<b>94</b> FC <b>CE</b> 46	1755	811 69	RUK (HL)	
04FE /882	1756	JR Z	GOUT-\$	
6566 (1FF)	1757	SF1 65	HEND, (HL)	
8582 21F94F	1758 GOUT	LD HL	, PRIOR	
6565 CEAE	1759	KES 1.	(HL)	
0567 09	1760 考	KET		FRETURN TO BROKOND OR LO LEVEL
	a			
		F: STHRU		
				2 PERVING (RESUMDISES)
		U15: HL -	> SCORE	
		010+5		M.P
	1766 ; NOI:	r: YUU <u>S</u> H	UULD LUHD P	NZSP IF YOU DO CHULS

-

					4	,301,503	
•		131					132
		MUESER LI		/(1)(25),A			
- 8500x DD/2/D041+ 1			) (1 ALE MI	14(25P), 1X 1743 P			
	1769 1770 -	51 1		₩24F \$ <b>/(}1-\$</b>			
	1775	; NRME: 1	,				
	1772			Hydng MUSDC H	ND	N015E5	
	1773			-o hhen chille			
:	1774	; OUTPUT	: NON	F			
	1775	;*柳览]]					
	1776	; FETC					
	1777	• • •		E ( 80H) Ant independent	εY		
	1778 - 1779 -	i ; FLSH		ote duration	1.11	ς.	
	1789 -			CODE & OFCED	)		
	1781	,	8(1)				
	1782			ASK=8) STUFF	SN	DRXG FC=FC+9	
	1783	;	ELSE	OUTPUT (MASK)#	:DĤ	ĩĤ	
	1784	; CASE	9(fH)				
	1785			sentin			
	1.786	; CHSE		r)=data in Ni	IUU	1 L ML MD +4	
	1787 1788 -	; ; CAGE	. Koh:		1044		
	1789			numes = date	4. D	A1A	
	1790 ·	,	COH				
	1791	;	SALTO	ah (mask)			
	1792	j				iP++);	
	1793	;				HP(H; (HSP)=HP(1	
	1794	;				ク <del>テェ</del> ル 1 <b>月</b> 日 517++	
	1795	; 		dase ik: mpc=da • call, keirid:		12.6	
	1796 1797			DURAT=DATA	τι.		
	1758	• • • • •		VOICES-0, POR	dS:	-11	
9514 2803 AF	1799		LP			(160K L) KE NGISINFIL LOOP RETURN	
0517 DD/H0041	1890	MUZERI	LÞ			FEIGH STHOK POINTER	
654B 7E	1800					PCODE FETCH	
<b>85</b> 10 23	1862				-	XOPERAND, DATA TEST FOR 808 OR MORE	
<b>05</b> 3D B7	1863			h M, MD(k	;	IEST FOR SOM OR TOWP	
<b>951</b> E FA51205	1804 1805		-	nanos (AE GELERIOR			
6523 324-844	1806			①味粕)が用			
8524 (HD44F	18117		Þ	8. (V0)(15)			
0527 (011808	1803		Ð	HC: 800H+SND#X			
(524) CB.(4	18(19			••	j '	SET NOISE	
<b>85</b> 24 - 20042	1810			NG +4			
652件 EDAX	1811		(4 <b>[]</b> ]) -	<b>ы</b> қ		-> VIRKHIO	
8539 8605 8532 (834	- 1852 - 180∛			В.5 Н	,	-7 TIEKINO	
00,00 UPAn (6573) 1100	1804			10 RC +4			
HUB HIP	1815		(101)		;	SET VIERATO	
ট্রিবের (জনসং	1806		ŧ le	R/ 4		-> NUTEC	
05 R UK F	1807	<u>†</u> 9≤1		Ĥ	•	CHECK CERE A	
<b>65</b> at 1444	1818		JK .	NC) M82-4			
0514 HUES	1819		((())) (())	<u>1</u>		CHECK IF INC PC NRS UN	
<b>65</b> 40 CR34 <b>65</b> 42 38697	- 1825 - 1825	1815	SKI JR	16 10 M83(-\$	'	AND AN AND AND FOR AN AND	
8644-28	1822		or D€C		;	NESTORE PC	
8545 1804	1823		JR	M83-\$	-		
6547 (6	1824		DEC				
<b>65</b> 48-23	1825		1 NC	н			

. •

					4,301,503
		1	33		
6549 1865	1826		JK	H815\$	
054B BZ	3897	MER	lik –	н	
8540-28E0	1828		JR	NZ, 1991-4	
	1879	FI HY	NOTE		
654E 39624E	18:01		LD	R/ (PYOLAR)	
8553 D316	1830		OUT	(VOLHR), H	
BS5K GHDK4F	18:2		L.D	R, (PV(LHC)	
8556 0315	1833		UUT		
6558 C3F465	18:44		JP	MU2999	
6558 FE90	18:5	WH-	(P	901	
8550 3615	1836	18.52	JR	NC, HOI -\$	
05.00 580.0	1837			ori or sound b	l (n 14
<b>655F (85F</b>	1838	,	BIT		; IF (STUFF SNDELK)
8561 2898	18:09		JR	2. M001-4	
6563 78	1846		LD		; SAVE B (VSN)
<b>8564 6118</b> 63	1841		LD		X : H=8-C=SNDHX
6567 EDBX	1842		011R		; HL-SNEXT OFCODE WHEN DONE
				091.009-*	A BE ANALY OF CORP. MAIL IN MORE
0569 1860	1843	Meres .	JK Cars		- ACTA CALL DELLA MARDELA
<b>6561: F687</b>	1844	M0(91)			; ISOLATE PORT NUMBER
<b>0</b> 560 F610	1845		ÛR		; PORTS 10H-17H
<b>956F 4F</b>	1846		LÐ		; set pokt kegister
<b>05</b> 70 EDAX	1847		0011		
<b>657</b> 2 3.867	1848		JR	0P1 00P- \$	
0574 2007	1849	MOLE		N2, M02-4	
0576 7E	1850		I.D	FL (HL)	; GET NEW YOUCES
<b>6</b> 577-23	1851		) NC		
6678 32044F	1852		LD	(V010±5)/8	
8578 189 <del>8</del>	1853		JR.	(#1.00#-\$	
6570 FEB0	1854	MORE	(₽	(###	
8571 3066	1955		JR	NG no 7-4	
<b>85</b> 81, E665	1856		HND	<del>61-</del> H	
<b>85</b> 83 5F	1857		10	ЫA	
6584 10	1858		TNC	F	
6535 1834	1859		JК	HKM5-\$	
8587 FFCH		MOR:	112		SET VOL FIC
8589 (4449	186		JR	NC; M04-\$	
		, LOND			
6588 5 m/4F	1863		1L	DE PYULHE	
8544 EDF10	15		101		; d <b>on) chiki</b> hereyî bu
8540 H460	1955 1955		110		
6 12 1997		11-1-1-2	JK	(#1 ()(#-\$	
85.94 (1014)	1857		9K 9	1.5 机的标志	
0020 14040 0596 00,0040	1658 38 <del>5</del> 8	405	DFC		; HEC STRCK TOP
					FIRE STREET FOR
(1599) (1911) લગભા	1859		- JR - JRC	NZ-19045-5 1X	
	1870				
€C1443 (* C	1871		114 <u>1</u>	H	
854 22 27 - 27	1872		111		
1691-39F1	- 1873		JR -	08182-1	. 141-111-13101
Rivel FEDS	1874	nchih	102		; PC SP STOFF
<b>85</b> 83< 34627	1875		.Wr	NG HODHA	
6545 F614	1876	n(mi	HND		; ISOLATE NASK
85H7 FE(19	1877		(₽.,		; KENIKN
<b>85</b> 69 2000	1878		JK	NZ, H043-\$	
eser doct ee	1879		LÐ	L, (1X+6)	
<b>6561</b> - 5023	1889		INC	JX X	
634 DDG688	1881		LD	H, (]X+8)	
<b>85</b> 13 (DD23	1882		INC:	1X	
6515 3.80%	1883		JR	(#1.12-\$	
<b>656</b> 7 5E	1884	MONEXC	LÐ	E (HL)	; P(1 =

4,301,503 \*\* 135 136 6568-23 1865 INC HL 6589-56 1886 LD D, (HL) ; FCH= **65**Ht 23 1837 INC HL IGER FR 1988 EX DE H 3 SET THE PC REPECT FERM 1889 (P á ; IS IT A JMP? 85HL 3802 1890 JR CJ OPLP2-\$ 5 IT 15 6508 DD28 1891 1044 DEC 1X 👉 ITS A CALL 65C2 007240 1832 1.0 (1X+0),0 , (--54)-护洲 65(51)028 1893 H045 DEC IX 6507 007.00 184 D (1X+0),F ; (--54)=+(1 05CH 18C6 1855 JR. 09192-\$ **65**CC FFF8 1896 MC5 (Y HF HH 650E 300B 1897 JK NC; H06-\$ BSDU LERF 1898 HID (FH 851/2 (6500) 1899 LD 8.0 (61)4 4F 1990 LD C.A 6605 54 1961 LD D, H 6516 50 1962 LD Et 6507 69 1903 HOD HULEC 6558 1856 1904 JR. M044-\$ ; 010 85DB 290B 1965 106 JR NZ; H061-\$ REDC 3HE94E 1966 LD AL (PR10K) ; LEGSTH 9501 FF80 1007 XCAR SEEH 65E1 32E9/E 1908 (PR)(R), H LÐ MEA 38PC 19114 JR. 1112-\$ 651 6 FFF0 1,418 406. ۲J (af latt KEST YOICE (OR SUSTAIN). 651.6 2812 1911 2,102511-5 JK -95H0-7E 1912 HL (HL) 1 D 65FB 37EH4F (INURRET), F 195 ( 1Ð -SET DURATION OF OU ET. **65H** 230 1914 INC HE HOFF AF 1,415 XUR H 05E0 0X66 1916 OUT (VOLHP)/H 85F2 D335 1917 OUT (VOLC), H 1918 > END OF MUZIC PROCESSOR 6514 220141 3919 MUZ999; LD (HUZPC), HL 👘 SHVE THE PC 8517 DD/2004E 1920 1D (MU2SP), 1X - ; SHVF (HE STRCK POINTER) 85H: C9 19:4 KH ï 1922 - INHE 102STE 1923 - J. FURPETE: STOP MUZCPULET FORTS TO 0 REAL OF 1974 MURSTE: XOR H 統計 法注册 1925「1」(以取自力有 1600 301-94F 14.6 TE (PR)COLE 11614 ( 141 1 1444 1497 1.0 HC 90(#1+Sh(#3X NEW FLOW 14.44 (MD (10) H HER: WEI 14:44 DHZ 66191 1.9 19(1 KF I 19.42 ; NHH: 00 11 14(( ) MIRHORE TRANSFER CONTROL TO USER STATE TRANSITION HANDLER 1926 J INMUT: R = RETURN CODE FROM SENTRY KOUTINE 1935 ; HE = DU 11 THEFE HODRESS 1936 ; (RCHD) 1937 - J. DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY KOUTINE. 1938 ; 11 15 USED FOR DISERICHING TO B STRIFF TRANSITION HANDLER. 1939 ; ROUTINE. THE RETURN CODE FROM SENTRY 15 USED TO FINEER. 1946 SERICH THE BOTT THREE. THE REMARKED IS FOUND, CONTROL IS 1941 ; TRANSFERED. JE NO MATCH IS FOUND, THE ROUTINE RETURNS TO CALLER. 1942 3 THE DOD. THEFE IS WEDE UP OF THREE BYTE ENTRYS: **19**43 () BYTE & BIT 7: IF SET - DO H MIGHT TO THIS HANDLER 19/4 BYTE & BIT 6: IF SET - DO BORGET TO THIS HANDLER

		* . <b>1</b>	.37		4,301,503 <b>138</b>
	1945	;	RYTE	HHITS 5-4	KETUKNOODE THIS KOULDNE IS TO PROCESS
	1.946				HODRESS ID IRANSEER TO
	1947	,			NATED BY A BYTE HAICH 15 . GE. GOOH
<b>868</b> 8 78	1948	NDOLLR		fl B	
<b>060</b> C D5	1949	MD013:	PICH	1) <del>1</del>	
<b>86</b> 80 57	1950		LD	D, 8	
060E 7E	1951	MD0118:	LD	A, (HL)	; get return code for this entry
<b>66</b> 8F 4F	1952			C A	; C = Current Entry
0610 FEC0	1953			ecen	; 1.151 TERMINHTOR?
<b>961</b> 2 3802	1.954		JR	C, MD0115-*	; NO - JUMP
<b>861.4</b> DJ	1955		MOP		; yes - return
<b>661</b> 5-09	1956		RE1		- · · ·
<b>6616</b> 23	1957	MD01T1:	INC	HL	•
0617 E63F	1958		(HNID)	3€H	
0619 BH	1959		(P	Ð	> NORMAL MATCH?
<b>661</b> 8-2864	<b>196</b> 0		Jk	25MD0112-\$	; JUMP IF SO
<b>861</b> 0-23	1961	ND(11A):	INC	HL	🕫 NO HIFTCH - SK1P OVER
<b>961</b> D 23	1962		JNC.	HI.	; GO TO ADDRESS
661E-38EE	<b>196</b> 3		Э¥	MD0310-1	
<b>8620</b> D1	1964	100132	Fla	D <del>I</del>	
0621. SE	1965	MDOTTK	10	E (HL) 👘 🗄	; de = goto hodr
<b>06</b> 27-23	1966		1 MC	HL	
<b>86</b> 23 56	<b>19</b> 67		LÐ	Ð, ( <b>H</b> L)	
0624 EB	1968		£Χ	DECHI	
8625 0879	1969		811	7.0	MCHLL?
0627 C27D00	1970		JP	NZ5 MMCHLI	7 JUMP IF SO
<b>6628</b> CB71	1971		BIT	6,0	a, RCHLL?
<b>86</b> 20-2064	1972		JR	NZ; MRCHLL-\$	
<b>0</b> 62£ D1	1973		P(#P	DE	7 MUST BE JUMP
8621 F1	1974		HOP		
6630 E5	1975		Mish		
063d EB	1976			DEFHL	
<b>.</b>		; kChał			
<b>06</b> 34 E9		NRCH L.:		(18.)	
				****	
				6 ROPEINES ∗	
		·		******	
	1982	; NHH		VECTOR X 1	AD Y COORDINHIES

1983 - FIREDAL UPDATE XAY COORDINATES AND LIMIT CHECK 1984 ; HPUL **IX - VECTOR PROXET** 1985 ( HE FLORD'S THREE 1986 , (#I|PUI) C - THE BRE USED. 1987 3.1 NONZERU CHIUS SEL IF ORDECT MOVED 1968 > NOTES: 1989 3 THIS POUTINE WORKS WITH THE OPECTOR PROCEET'S WHICH LOOKS LIKE THIS: 1990 U +HYTE+ CONTENTS + NHME 1991 . 1992 ; #\*\*\*\*\*\*\* 1993 ; \* MU \* MAGLO REGISTER \* VBNR \* 1994 ; \*\*\*\* ) \* (d. \* VECTOR STATUS - \* VESTAT \* 1995 19% ; \*\*\*\*\* 1997 ;\*12\*门推 图针 \* AR()NR \* 1998 ; \*\*\*\*\* 1999 ; \* 6K \* 64116 X \* VEDXL -2660 ; \* 64 \* \* YEDXH + 2661 2002 ; \* 05 \* X COORDINATE \* YRX \* 2663 ; \* 66 \* \* YKXH \* 2004 ; \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

140

2005 ; \* 07 \* X CHECKS MASK \* YBXCHK \* ; \*\*\*\* 2666 ; \* 68 \* DFLTH Y \* VHOVL \* 2607 2668 ; \* 09 \* \* \4.4 ; \*\*\*\*\* 2009 ; \* (#F \* Y COORD)NHL \* Y57 \* 2816 ; \* 88 \* \* YRYH \* 1111 -. ... . ; \*\*\* 2612 ; \* AC \* Y CHECKS MASK \* VBYCHK \* 2013 2014 2615 . OPTIONS BYTE: 2616 2017 ; BIT MERNING : ----2668 2019 ; 7 VECTOR 15 HOTTVE 2829 ; 2665 ; CHECKS HYTE: 2022 ; B13 MEANING ----2023 ; ---2024 ; 0 DO LIMIT CHECKS 2025 ; 1 REVERSE COONDINATES ON LIKIT ATTAINMENT 2626 ; 3 JARGET ATTALARD (DUTPUT) THE VECTOR IS BOTHVED AND THE TIME BASE IS "KONZERO 2827 5 2028 ; THEN THE UPDRIE COORDINATE ROUTINE IS CALLED FOR THE X 2829 ; AND Y PORILIONS OF THE PROKET. BERG EDORBREG 2000 INVECT: SET PSN2R0/ (TY+ORELING) ; SET ZERU ELING BETTY INCHANTYE PRIME BIT VESHOL, (1X+VESTHT) ; IS VECTOR ACTIVE? LD C, (1X+VICTINE) ; TIME RESE TO C LD (1X+VICTINE), (C ; ZERO TIME RESE TD (1Y+CEC), (C ; PESS RECK TIME RESE 6654: DDAE62 / 2032 BEAF DORERAM PARK 0642 FD2306 - 2034 -KF1 Z 0645-08 2035 10 H.C 8646-79 2636 ⇒ IS TINE RRSE 2FR0? AND A 0647 HZ 2037 ; RUIT 1F 50 RET 2 6648 (8) 2638 ; hovenice to first 1.D DELVBDXI 0649 110:00 20:3 HOD 1X/FE MEAC DIMY 211111 ; update etkst (ookdinate HEAL CREAK 2031 CHLL HVFEIC The DPP ARDAL-AHDMLP TO A 0651 11(1500) 114.2 HID IX DE 0654 0019 2003 2004 ; AND FALL DRUULL VECTOR COORDINATE 2845 ; NHH : UPDATE OF SINGLE COORDINATE 2006 ; MIKHUSH: IX = POINTER TO L. O. DELTA EVIL: OF VECTOR PHCKET 2047 ; INPUT: 2018 ; C = TIME EASE HE = LINITS PROKET (OF USED) 2649 ; 2656 ; OUTPUT: 2651 ; NONZERO STRIUS SET DE MOLTON OCCURED (SHOULD BE SET ON CALL, SINCE IT IS NOT SET BY ROUTINE) 2652 - 3 NOTES: 2653 ; Thus routure operates on a subset of the vector packet 2654 ; (BETREEN L.O. DELTA BYTE AND CHECKS BYTE). 2055 ; THE DELTH IS HOLED TO THE COORDINHOE TIME-BRISE TIMES. 2856 ; IF OPTIONED, LIMIT OFFICKING IS DONE. IF THE CHECK FAILS 2057 ; THE COORDINATE IS SET TO THE LIMIT. 2858 ; MEEN THIS HEPPENS, THE LIMIT FITHINED BIT IS SET 2059 MYECTC: PUSH HL 8656 E5 LD D, CIX+VEDCHD ; LOHD DELTH 8657 005686 2060 0658 DD5E00 2065 LD E. (1X+VRDCL) LD H, (1X+YECH) ; LOHD (DORDINATE **8650 DD66**03 2062 LD L. (1X+VECL) **866**0 D06F02 2063

4,301,503

142

Service of the service of

141 ; SAVE OLD COORDINATE FOR MOTION TEST 8663 70 2664 ID AH 0664 41 LD B.C 2665 2066 INVECTA: NOD HUDE ; and delta to coord 6665 19 DUNZ MARCHI-\$ ; TIME-BASE TIMES 6666 16FD 2667 ; HAS NOTION OCCURED? 2668 CP H 9668 RC 2669 JR ZUNYCTER-\$ ; JUNP TO SKIP (ESTS IF SO 2070 6669 2894 RES PSNZRO, (1940BFLAG); SET MOVED STATUS 0668 FDCR6886 2075 2672 ; IS LIMIT CHECK NAMPED? 966F DDCB0446 2073 INVCTURE BIT VECLINT/ CLX+VBCCHK) JR Z. HVEC16-\$ ; HVECT6 JF NOT 2074 967 ( 283) ; perform limit check 2075 8675 7C 2076 LD R.H 2077 EX (SP)/HL 8676 ER LD B. (HL) 🗧 ; LIMIT TO B 6677 46 2078 IN: HL 2879 6678 23 2000 ; HANDLE SUDGATLY LESS THAN ZERO CASE CP 207 ; MIDPOINT BETHEEN 160 AND 0 **667**9 FECF 2081 JR NO MYECT2-\$ 3 JUMP TO FAIL DF 2207 **8678** 3007 2082 ርኑ ዞ ; do compare 0670 B8 /083 JR CONVECT2-\$ COUMP ON FAIL 8671 3804 2684 💠 upper l 1M17 (Heck LD 8, (HL) 0689 46 2685 (P 6685 88 2686 8 DR CUMPECTIC-S ; JUMP ON PRSS 2687 0682 3820 2008 MVEC12: INC. HL 6684 23 2009 - A LIMIT WAS EXCEPTED - SET COORDINATE AT LIMIT TD (1X+AFCH)\*B 0685 002003 2050 LD (1X+VBCL), 0 **6688:** DD:660200, 2009. SET VEGLAT, CLX+VECORK) ; SET LINDT ATTAINED 8680 DOCH0404 2092 2093 ; IS REVERSE DELTH OPTION SET? P0P 6F ; clean up stack 21194 6690 F1 BU APOKEA DIX-AROCHKY **66**59, DD440644, 2065 KET Z ; QUIN IF NOT 2096 1695 (8 2097 ; HEVERSE THE RTMR0 ID RD 164 H (199 1647 14 (1144) (H) 16.90 57 2109 1b D, H 1699 7K 2101 LÐ fi E 8698 2F 2962 CPL. (669): 5F 2103 LD EA INC DE 6690 13 2164 ED (1X+VHOCE), E ; STORE HHCK 6650 007,666 21.65 TD (IX+AROCH)'D 06H0 D07265 2166 8681< 09 2167 RET ; STEP FRS1 LIMIT 2108 MALCER INC HL 6684 23 ; HL = (dordinfi)E hghin 2109 EX (SP)/HL **6665 E3** (1X+YECL), L ; STOKE RHCK (DORDINHIES 2110 HW-CT6: LD 86H6 DD7582 (1X+VECH), H 06R9 007403 2111 LD **FRESTORE LIMITS POINTER** 2112 MP HL 868C E1 RES VECLAT, (IX+VECCHK) ; CLEAR ATTAINED BIT 06HD DDCR049E 2513 2114 RFT **66H** (9 2116 ; \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* 2117 ; \* PHINI RECIENCE ROUTINE \* 2559 ; NHM : PRINT RECTRICE A = COLOR HEEK 10 NRITE 2126 ; INPUT: 2121 ; B = Y S12£ 2122 ; C = X 512E d = y coordinate 2123 ; E = X COORDINATE 2524 ;

4,301,503

		142	4,301,503
604.00		143	
OGEC HE			
OSEX COMERE			ALL KELTAD
BER FR	2127		K DESHL
8687 CBF4			T 6,H ; UNHINGIC THE GARA DARANA HODR
<b>96</b> 89 D.@C			Л (MAGIC), A
			R A
			) (URINAL), A ; PRIME THE SOB
<b>0624:</b> FD5F(9)			) E (19+089)
<b>66H</b> 79	2133		) A.C.
6654 64	2134		CA
0609 OF	21.6		đđi
<b>86</b> 01. E63F	2136		ID 3FH
<b>66</b> 03 30	2137		K: A
	21.78	LD	
8605 15			
<b>6606 28</b> 97			25 MP12-4
<b>660</b> 8 38FF			AL OFFH
BEER CDE206			LL STRIPE
66CD 18F6	25.43		! <b>₩</b> `1 <u>5</u> -\$
<b>86</b> CF 79		HPT2: LD	
86D6 E683	2145	HN	D 03H
<b>66</b> D2 30	23.46		C A
06DX 4F	2547		C, A
egent he	25.48		R H
6605 60			t t
<b>66D6</b> 2806	2150		Z, MP14-\$
8608 OF	2155		CH
8609-8F	2152		
06D8 (3600			D A <b>11000600</b> 6
<b>6</b> 510: 1817			M*1.<-\$
06DE CDE206		MP14: Chi	
06E1. HF	2156		K Ĥ
		; HND FM L	
		-> STRIPE PI	
			KESS OF STRIPE A = DATA F <b>THASK B = ITERATIONS</b>
671 11 1 1			++1 A = (1(A++++++)
06F2 F5 06F3 (5	7361 2462	STRIFF: PU	
06EA 324106	2163		SHIRE AND A CONTRACT OF A CONTRACT.
Gen Sarrue Gen Sarrue	20.65 2164	10	(REDIAR ) A
REFERSE	2165	1D 1D	ft (UR)NH +46(04))
66H: 7B	2164		(5A) 6 (5
OFFC HE	167	SIRPS: TD	H.F.
enterna enterna	2168	XUI Ath	
that in	2169	rua X0	
<b>6611</b> 77	2170	- ID	
96F0 7D	271	10	full
0611 0628	272	HD	
66F3< 6F	2573	ID.	LA
106F4 7C	2574	10	юн юн
0615 (1-111)	2175	HDC	
66F7 67	2176	LD	H.H.
06F8 30F1	2977		™n IZ STRHJ-\$
<b>86</b> F8 C3	2178	P(#	
BEEK ES	21.79	POF	
66FC 23	2189	inter	
06FD C9	2181	KET	
	2183		, F\$##***#***#
	2184		KOUTHAS +
	2185		INCOLLINE DI™ E###########
		,	an a

. . ......

THE GENERAL CALLING SEQUENCE FOR THE MRITE ROUTINES IS: HI + PHILERN HODKESS 2188 ; D ≠ Y COOKDINETE 2589 ; E = X COORDINHIE 2590 ; B ≠ Y S12E 2191 ; C = X 512F 2192 👘 A = MAGIC REGISTER 21.93 () OUTPUT: DE = SCREEN HODRESS USED 25.94 ; THESE ROUTINES ARE NESTED, FOR EXAMPLE NRITH FALLS INTO 2555 ; - WRITE, WHICH FALLS INTO WRITE WHICH FALLS INTO WRITE 25.96 ; ENTRY: HRITE FROM VECTOR 2197 ; INPUT: HL = PRITERN\_RODRESS 2198 ; 1X = VECTOR HDDKESS 2199 ; OUTPUT: DE 8 2260 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE 2205 MMROT: LD GLODX+VENR) / LOOD MR 86FE 007E80 2202 LD D. CIX+VBYHD > LOHD Y 9761 DD5608 9764 DD5E66 LD ELCIX+VEXED > LOED X 2263 SET VERING (1X+VESTAT) ; SET ELANK BIT 0707 DDCB03F6 2204 2205 ; ENTRY: WRITE RELATIVE 2296 ; PURPOSE: WRITING KELATIVE PATTERNS 2287 ; INPUT: HE DE H 2208 ; 001PUT: DE 2209 ; NOTES: PRITIERN IS PRECEEDED BY RELATIVE DISPLACEMENTS 2250 ; (X FIRST, THEN Y) AND PHIDERN SIZE 0708 F5 2213 MARITR: PUSH AF ; SAME MR 🗦 60.) RFI, X 671C 7E 2252 LD A. (HL) 0700 23 2253 INC HL ADD ALE LD ELA ⇒ ADD TO SUPERIOR X 0711 83 2254 0704 SF 2215 LD FL(HL) INC HL 0710 7E 2216 SAME STORY FOR Y 8711 23 2257 ADD ALD 0712 82 2218 LD D.A 0713 57 2219 POP H 2220 0714 F1 2229 ; ENTRY: WRITE WITH PRITERN SIZE SCHRE-UP 2222 3 PURPOSE: WRITING VARIABLE SIZED PROTERNS 2223 - 3 INPUT: -HUDER 2224 - 5 (KNPU) : i)E - First the rytes pointed by he had taken 2228 3 TO REPRITERN STAFS (X STAF FIRST) 0715 4F 2227 MERITE: UN COORD - GOOR SIZE 0716 2X 2228 INC H 8717 46 2229 LD R (HD) ; HND Y 6718-23 INC HI 2230 2233 FINIRY: WRITE WITH COORDINATE CONVERSION . 2232 (FINPU): HUDE/BCH DŁ. 2233 - 2 000E01 : 6219 (14 GB) 2224 (MPD) (AEL METAEL ) DO CONVERSION 2235 CENTRAL AND FRANCELE 2256 - 2 DNRUE: 用同的 的 相關 2280 5 DE = RESULUE SOREEN HODRESS 0710 CE77 2228 MURTLE BIT MRELOPER ; ELOP NRITE NAMED? 071E 2620 2239 JR NZYMARTEL-\$ ; MARTEL IF SO 0720 (35) 2240 BIT MRXPND/A \_\_\_\_\_ EXPAND MANDED? 07/2 2011 2245 JR NZ/HNX-4 ; JUMP JF 50 2242 ; DO NORMAL? NRITE 0724 HF 2243 XOR B 8725 (5 2244 MART: HUSH BC

			4,301,503	
		147	1	48
6726-05	2245	push de		•
0727 47	2246	LD BJA	; ZERO REGISTER B	
9728 ED40	2247	LDIR	, HRITE A LINE	
<b>07</b> 2fi 12	2248	LD (DE), A	; FLUSH THE SHIFTER	
0725 01	2249	POP DE	· · · · · · · · · · · · · · · · · · ·	1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 - 1993 -
672C HB	2250	EX DE HL	; ADVANCE TO NEXT LINE	
0720 0E28	2751	TD C'RAJEH		
6724 69	2252	add HL/BC		
0730 FB	2253	EX DECHL		
0731. CI	725A	POP BC	LAND, THE LANDER FRANKLER	
07 <u>-2</u> -10 <del>-</del> 1	2255	djnz meri-\$	; LOOP IF MORE GOODIES	
07.×1 C9	2256	KET		
		; NRITE EXPHNOLD		
0735 EB		MAX: EX DELHL		
6736 (5	2259	MAX1: PUSH BC		
0737 F5	2260	PUSH HL		
0738 41	2261	LD BC MBX2: LD BJ(DE)		
6739 1A		MAR2: LD AJ (DE) INC DE		
0738 13 0736 77	2263 22 <b>64</b>	LD (HL)/A		
<b>67:48</b> 77	2265	INC HL		
673C 23	2266	LD (HL)/H		
8730 77 1673E 23	2267	INC HL		
073F 10F8	2268	DJNZ MWX2-\$		
67.5° 10°0 6741 70	2269	LD (HL), B		
<b>074</b> 2 23	2270	INC HL		
0743 70	2275	LD (HL),B		
8744 E1	2272	POP HL		
0745 0E28	2273	LD C. BYTHL		
6747 69	2274	ROD HURC		
0748 (1	2275	POP EC		
8749 10EB	2276	dunz 190xi-\$		
074B C9	- 2277	RET		
	2278	; ROUTINE TO RENDLE H	OPPED CASE	
0740 CBSF		MURTEL: BIT - MRXPND/A	; EXPANDED FLOPPED NRIVE MANYED?	
074E 2016	Z2 <b>80</b>	JR NZ MAXE-\$	; JUMP IF YEP	
0750 AF	2281	XOR A		
6751 65		NRFL1: PUSH BC		
6752.05	2283			
6753 47	2784			
0754 EDF#		NRF12: LD1		
0756 1B	2286			
0757 3B	- 2787 - 1966			
<b>87</b> 581 E85487 87581 A49	- 2288 - 2269		) FLUSHCTH	
0758-12 0756-14	- 2289		) (COM. )))	
9750-01 6050-00	- 2754 2754		; SAME AS NORMAL NON ON	
6650 F8 6751 6656	- 2092 2092			
0754 (4-28 11761) (14	14			
6/64 FB	2244			
6762 01	2745			
6763 564 C	229			
0765 (.9	2297			
		C ; NRITE EXPANDED FLOPPE	-D KOULINE	
0766 EB		MAXE: EX DEFHL		
0767 (5	200			
0768 F5	230			
8769 41	2366	LD BLC		
8768 JH		C MAXE2: LD - RG (DE)		

ġ

		149	-,501,505
076E 13	2:04		*
076C 77	2365		
6760 24	2306	DEC	
076E 77	2307	LD	
676F 2H	2368	DEC	
8770 1048	2369	DJNZ	MAXE2-\$
0772 70	200	L.D	
6773-28	2355	DEC	HL.
6774 70	2392	LD	(HL),B
0775 H	2363	PCP	HL
0776 0F28	2354	LD	C, BYTEM
8778 89	2315	FIDD	HL, HC
0779 C1	2316	POP	RC .
077H 10LE	2317	DJNZ	Muxf1-\$
<b>077</b> C C9	2318	RE 1	
			BLANK FROM VECTOR
	2320	; PUKPOSE:	BLANK NJTH INFO LOAD FROM VECTOR
		; input:	
	2522		$\mathbf{E} = \mathbf{X}  512 \mathbf{E}$
	2323		D = Y 512F
		; NOTES:	THIS ROUTINE MANKS TO BO
	2325		THIS KOUTTRE THTENROPHIES THE REPARE BUT
	2746		and refrains, from elanking if not set
	2327		1F 1T NAS SET, 11 1S THEN RESET
			VERTURY (IX+VESTRI) ; IS REANK BIT SET?
<b>97</b> 81. (.8			Z ; QUIT IF NO
		KES	VRELNK, (1X+VESTRY) ; KILL ELENK BIT
0786 DD660E			H, (1X+VEORH) ; LORD BLANK HODRESS
8789 DD6E8D			LS (1X+VECHL)
878C DDCB0076			MRFLOP, (1X+VEMR) ; 15 FLOP SET?
0790 2808	2.34		
0792 76 0792 16	2335		
0793 ED44			; THUS COMPLEMENT AND ADD 1
0795 30 0705 AC	2337 2338		
0796 4F 0797 06FF	2339		es n Re GFFH
9799 89	2340		HUBC ; USE TO BROK UP SCREEN HOOKESS
01.3.3 (1.3			HUSDU - 3 USE TO BRUK OF BUKEEN HAANUSD - IF HURNK RIDDRESS
0791		MVFH HL:	n - 1917) mary 1917(1917) 2945
0798 CEF4	2343		6 H
8790 8600	2344		
27 27 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		i NEME:	BLACK AREA
			SETTING N X H REGION TO CONSTAND
		; INPUT	
	2348		E = X SIZE
	2:44	;	D = Y SIZE
	260	;	B = DRIA TO FILL NITH
0794 3F78	200	MBERRA: ED	AURVIERU - U COMPONE I DAR INCERANT
07H0 97	286		F
07RJ 4F	2:63		
0782 78	2.64		
07R< 43			le F
6764 77		HELENZ: LD	
0785 23	2357	INC	
07H6 30FC	2358		' H91.642'-\$
87H8 69	2:69		
0789 15 6700 2002	2368		
9780-2967 9760-09	2365		NZ; HISI, FHXI - \$
07AC C9	2362	KET	

		4,301,503
17 × 2	e. Ale e contra	151
		; NAME: KESTORE AKEA
		; INPUT: HL = SCREEN HODRESS TO RESTORE TO
		; DE = SAVE AREA ADDRESS
A-102. 11.		7 NOTE: SJZES ARE LOADED FROM THE SAVE AREA
079D EB		NGEST: EX DEFN.
07ff, 4E 07ff, 23	23 <b>68</b> 23 <b>69</b>	LD C, (HL) INC HL
07K0 46	2362	LD B, (HL)
<b>97</b> 11 23	2371	INC H
0782 (SF2	2572	SET 6.D ; MAKE SUKE NE AKE NORMAGIC
0714 HF	2373	XIR A
8785 CS	2374 1	HRESTA: PUSH RC
07H6 D5	2375	push de
0787 47	2376	LD B/A
0783 FIX:0	2307	
0768 EB	2378	EX DEJHL
07148 E1	2379	POP HL <sup>10</sup>
07BC 0E/8 07BE 09	23 <b>80</b> 23 <b>81</b>	ld C, Rytem. Rod HL, BC
07HF ER	2382	EX DEFIL
8709 (1	2383	POP BC
07C1_10F2	2384	DJNZ MRESTI-\$
0703-09	2.65	KE)
	2387	; *****************************
	2368	; * CHRRACIER DISPERY ROUTINES *
	2.89	; ************************************
	2390	NHME: DISPLAY STRING     NMME: MANAGEMENT INSCRIMENT
	2395 2392	; PUKPOSE: MESSAGE DISPLAY ; INPUT: E.D = X, Y (COORDINATES
	2393	; HE = STRING HORES
	2394	1X = F(R) DES(R)F(R)
	2:65	; output: D.E. Aldered AS in Display Character
	2396	; STRCK USE: 4 BYTES (EXCLUDING USE BY SYSPCH)
		) EXPLAINATION: AS EACH CHARACTER IS AROUGHT IN, IT
		; is tested for being a list terminator ( char = 0)
	2:09	; IF IT ISN'T, DISH RY CHERRENER IS CRITED AND THE
	2488	; TEST 15 REPERTED FOR THE NEXT CHIRRENTER. THUS
0704 7E		; HINULLISTRING IS HANDED PROVERLY." STRNEW: LDI AL (HL) ; GET CHARACTER
6703 H7	2463 2463	AND A FILE TO TERMINATION
6706 C8	2464	RET 2 ; GUIT IF 50
0707 FACL07		JP NJ STROL ; DISPLAY IF ALL FONT
8708 FE64	2466	CP 64H ; SUCK IN STRING?
6700 3066	2407	JR NC/STRD2-\$ / JUMP IF YES
<b>97</b> CE CDE107	2468 9	
<b>97</b> 01 23	2409	INC HE ; HEXHINCE TO NEXT CHIER .
07D2 18F0	2410	JR STRNEN-\$ ; AND LUOP
0704 E617		STRD2: AND 101198 ; MAKE SUCK MASK
0706 47 0707 23	2412 2413	LD By A INC HL
07D7 23 07D8 FB	2413 2414	EX DETEL
0709 (DR890		CALL MSUCKS
07DC CD6590	2416	CALL RELD
670F 18E3	2417	JR STRNEW-\$ ; GO RETER NEXT CHRIGHCTER
		; ****
	241.9	; * CHARACTER DISPLAY ROUTINE *
د		; ********
		; INPUT: A = CHARACTER
	2422	; C = 0P110N5

.

152

.

			_		4,301,503	
		15	3			1
	2423	;		D = Y CO	RDINATE	
	2424	;		E = X 00	ROINATE	
	2425	1			I DESCRIPTOR	
	2426	;		(CINEY IF	HETERNATE FONT USED)	
		) OUTPU	11:	DE UPDATI	D TO FOINT AT NEXT CH	RRACIER FRAME
		; NOTES		THE OPTI	IN BYTE IS FORMATTED A	5 FOLLONS:
	2429		8115			
	2430					
	2431		6-1	0FF (201.0)	C FOR EXPANSION	
	24.0		2-3	ON COLOR	FOR EXPINED ON	
	2433		4	OR UP110		
	2434	;	5	XOR (P)10	N .	
	2435		6-7	FNI FIKUE M	NT FACTOR (N+1.)X	
	24.36					
	2437	; CHONA	UTES	ENTREEN 5 FM	ad seel find between sti	i and set
	24'48	; HHH ]	NIFFF	PETED HS THR	CHEMPHOLEKS. THEY CHU	SF 1HF
	14.14	; ()#*.()	11 FFF	PESENDED BY I	FRADE TO BE SPRIED OF	VIR N
	2440	; (H(&A	OFR.	FOSTIDONS AN	seke n = Char, And, Zeh	
	2445	; CHERH	CIFES	BETWEEN 2004	HND ZEH HEE THKEN HS I	references to
	2442	DI THE S	YSTEM	l sheridard 5 d	k 7 Character Font. – C	HEACTERS
	2443	; BETHE	FN <del>(If</del> i	oh and offer i	EFER TO THE USER SUPPL	1ED ALTERNATE
	2444	; CHERE	OFR I	FONT. THIS F	(N) IS DESCRIPTED BY R	FONT
	2445	> DESCR	)F10R	TABLE OF THE	FOLLONDING FORMATE	
	2446	; *****	****	*******	****	
	2447	; * fl *	KHSF	CHERRECTER VE	itt. +	
	2448	; ****	*****	******	****	
	2449	; *1.*	X FR	AME S12E	*	
	2450	; *****	****	******	****	
	2455	1 * 2 *	Y FR	RME SIZE	<b>*</b>	
	2452	; ****	****	*****	****	
	2453	;*3*	X PR	mern size (e	MIES) *	
	2454	; ****	(olojojojo	****	*****	
	2455	; *4*	<b>Y</b> PH	itern stæ	*	
		•		*****	****	
	2457	; * 5 *	PH	TTERN THEFT	*	
	2458	; * 6 *	1	RODRESS	*	
		•				
07E1 (5		DISPCH:	FUSH	HC:		
97E2 E5			PUSH			
07E3 DDE5			PUSH			
07E5 A7			<b>AND</b>		11.0.005 S.P. S.P.P.	
07E6 FRED07			JP	N. DISCHU	; JUMP IF YES	
07E9 DD216682				IX SYSENT	. 15 GING 7 GOIN	
97ED FF26					; 15 CHHR & 20H? ; JUMP IF NOT	
07EF 3000						
0700 (NAUGO)	2900 2420	DIPCHI:	FUDRI POLI	FIF ANYTETAK	; LOOP TO SPACE OVER	
<b>07F</b> 2 (D4E08) <b>07F</b> 5 (DF400)	6907 9474		COLL.		COMPLETT HOLY	
07F8 F3	2970 2471		POP		; store it book	
07F8 F3 07F9 30	2472 -		DEC			
07F8 20F5				nz, d1501A-\$		
					; JUMP TO EXIT	
					SUBIRACT BASE CHAR	
6805.5F			ED.		A CONTRACT FRAME OF BUILD	
<b>68</b> 62 1660			1.0			
<b>866</b> 4 23 8060				HL 8		
8847 DD4E43					); HULTIPLY CHARACTER	e
					() ; by paitern size	
0990 19						
aran an		2. a 2. 2. 14. 14. 1				

•

4,301,503 155 156 **866E 16F**D 2482 DJNZ DISCH3-\$ 681.6 60 2483 DEC C 6811 2017 2484 JR NZ 01SCH2+\$ 6613 DD5696 2485 LD = D, CIX+FIPTHD ; HDD 10 TABLE START 6816 DD5165 2486 LD EXTRACTOR 6819-19 2487 HOD HEADE с., 2488 ; COMPUTE POSITION WHERE NEXT CHANKGER WOULD GO 2489 ; AND SHVE 0818 CD4E03 2490 CHEL NXTERM STEP COORDINATES TO NEXT ERAME PUSH DE ; SAVE **681**0 05 2491 681F D04664 2492 LD B. (1X+F1Y512) 2493 DISCH4: PUSH BC 68/1 (5 6822 E5 2494 PUSH RL **B**873 (DEURS - 2495) CHEL WRITTN FOP H LD C; (1X+F3FY3F); S3FP 10 NEXT L1NF OF PRT3FRN HOD HL; HC: FOP HC: LD A; (1Y+CHD); HDYHNCE Y COORDINHTE HDD A; C LD C1Y+CHD); H D,NC DISCH4-\$ FO F 118 11 13 44 HUM HI 0527 00-1497 - 2497 -08/11/01 ,4198 6624:01 2499 0670 FD7E05 2500 885 81 2561 6830 FD7765 2562 **88**33 1000 2563 8835 D1 2564 POP DE 8836 CDE48C 2565 CALL FINDLS FRESTORE NEW POSITION ; STUFF DE BRCK INTO CONTEXT 0603 DDF1 2506 DISCH5: POP 1X 8834: E1 2507 POP HL **68**3C (1 2568 POP BC 68.0 (9 2569 KET. 2510 ; SUGROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION COUNT 2513 (FINPUT): MODE BYTE FROM CONTEXT SAVE AREA 2512 ; 001MD : B/A = ITERATION COUNT 8839: FD7E86 2513 DCLC1B: LD AJ (19+(BC) ) GET MODE BYTE 86:41 67 2514 KLCA 6842 67 2515 RLCA AND 83 6843 E683 2516 ISOLATE ENLARGEMENT FACTOR INC R **68**45 3C 2517 6846 47 2518 LD B.H 8847 HF 2519 XOR A 6848 37 2524 SCF 6849 8F 2521 DOLCH1: NDC ALA **884**A **10**FD 2522 DJNZ DCLCT1-\$ 884C 47 2523 LD B.A 684D C9 2524 RET 2525 ; SUBROUTINE TO UPDRITE COORDINATES TO POINT AT NEXT CHARGEDR 2526 ; FRRME: 2527 ; INFUT: COORDINATES TAKEN FROM (36), CRE IN CONTEXT BLOCK 2528 ; OUTHIT: UPDATED COORDINATES RETURNED IN D AND E 2529 👘 AUB = CLOBBERFD, C=ENLARGE FACTOR CONVERTED 884E (DIAE68 2530 NYTERM: CHEL DOLOTB ; GET ITERATION COUNT **685**1 48 2533 LD C.8 ; SHVE 
 2532
 LD
 D; (1Y+CRD)
 ; GET
 Y
 COORD

 2533
 LD
 R; (1Y+CRE)
 ; GET
 X
 COORD
 6852 FD5665 8655 FD7F64 2534 NXTER9: HDD R. (1X+F3E5X) ; HDD X ERHNE S12E 1858 DDE561 0858 10FR 2535 DUNZ NXTERL-\$ 2\*\*ENLARGE TIMES 6650 FEH0 25:6 CP 160 > PRST RIGHT EDGE OF SCREEN? **0851** 3889 2537 JR C/NXTFR:-\$ 6861. 79 2538 LD R.D 6862 41 25:0 LD B.C 0863 D08602 2540 NXTER2: HDD HJ (TX+ETESY) ; YEP - HDYENCE VERTICHL

4,301,503

				4,301,503	
		157			1
<b>6666 364</b> B	2541	DJNZ	/ NXTER2-\$		
6868 57	2542	LD	D, A		
0869 AF	2543	XOR	Ĥ		
6868 5F	2514	NXTER3: LD	Eafi		-
<b>88</b> 6H (19	2545	KEJ			
	2546	🔆 SURKUUTTIN	- TO WRITE ONE	lone of a pattern work enlarge	
	2547	; find exprime	)		
	2548	) FNYKY: HL	= SOURCE 1X	= FONT TREALE	
<b>686</b> 0 DD4F63	2549	WRILIN: LD	C, CIX+F1BYTE	;)	
6861 6600	2550	LD	<b>B</b> , 0		
6871 DDE5	2551	HIG.	4 1X	) cheyure stack pointer	
0873 140/0.000	1 2552	10	18.0		
0877 00.9	1550	HDD	1X, SP		
<b>6</b> 879 00 5	2554	МК	4 JX	; SAVE CAPTURED STRCK	
<b>6</b> 871: D1	:ተሰኑ	P(#	14F	) de 🖷 cheadkade sanck	
6871: 3460	2556	10	AL DOH	; SET EXPRID TO 60/11	
<b>BB7F</b> (D319)	2557	001	(XPHND), A		
06449 34-664	2558	LD	H, 66H	; set expand bit	
0882 0300	2559	007	(NHG) CD, A		
6884 FD7F66	2560	LD	H. (17+CHC)	; GET CONTROL HYTE	
BEE7 EALTH	2561	HND	econ	; ISOLHIE ENERGE AMOUNT	
06659-2663	2562	JK	27 MR113-4	; JUMP 1F ZERO	
<b>8664:</b> 87	2563	RL CF	4		
<b>088</b> C 07	2564	RLCF	4		
6680) EB	2565	WRILL: EX	DEC HL		
<b>68</b> 14 A7	2566		ĥ	; Clerk Chkry Bit	
<b>864)</b> ED42	2567	SRC	HL, BC	; compute strick frame size	
0895 EDM2	2568	SEC	HLJ BC		
6693 F9	2569	L.D	5P. H.	\$ SEIZE STACK SPACE	
6894 (1494	2570	RES	6, H	; NAGICILY THE ADDRESS	
6696 F5	2573	PUSH	l <del>NF</del>		
6897-41	2572	L.D	B, C		
<b>86</b> 98 1A	2573	MRTL2: LD	fl (DE)	; get source byte	
<b>0899 1</b> 3	2574	100	DE.		
685ft 77	2575	LD	(HL), fi	; EXPAND IT	
<b>089</b> 8-23	2576	INC	HL		
689C 77	2577	LD	(HL)+A	; FLUSHETH	
8890 23	2578	INC			
<b>089</b> F: 10F8	2579		/ HR112-4		
<b>08</b> 40 (1621)	2588		•		
	2586		₩F		
<b>88</b> 83 21.0000			HL20	; capture stack top again	
			HL/SP		
	2584			; set drift.	
	2585			) FOR NEXT DEST COMBO	
<b>08</b> 89 30	2586				
<b>06HE</b> 20E3	2587		NZ, HKTL1-\$		
			TE TO SCREEN		
				; GET ITERATION COUNTER	
<b>68</b> 86 (D7400			. DELOND		
<b>081</b> 2 FD7F06			H. (1Y+(BC)		
<b>0865</b> D319			(XPAND), R		
<b>668</b> 7 F630			630H		
<b>886</b> 9 F668					
<b>8666:</b> CD66:08			KELTA		
	2596		DE HL		
		NRTLA FUSI			
	2598				
6803.05	2599	1051	4 DF		

158

•

.

aleria e	. 1	50.		4,301,503
	1	-	-	
2660		MR	HL.	•
2669		LD.	<b>B,</b> C	
2662	NR(115)	LD	ff, (DE)	
2663		INC	DE	
26(14		LÐ	(HL), H	
2605		INC	HL.	
2606		LD .	(HL); fi	
2607		INC	12	
2648				
.'nn'+		ED	ft (144(FE)	7 15 FLUSHOUT NEEDED?
2610				
2611		JR	ZINKILE-1	; JUHH JF NOT
2632		1Þ	(HE)"R	
2613	NR11-6:	POP	н	STEP TO NEXT 1 THE
2614		LD	C, BYTEFL	
2615				
2616		FUP	D <del>L</del>	
2617		POP	HC ·	
2618		FOP		
2619		ОЛ		
2620				
			•	F Restore Strick
				F 100 (41 10 104) 41 11 (200)
2623		kE		
	2669 2669 2669 2666 2666 2666 2666 2667 2668 2667 2614 2615 2615 2615 2615 2615 2617 2618 2619 2629 2629 2621 2622	2660 2660 2660 2660 2660 2660 2660 2660	2660         MCBH           2660         MCBH           2660         MCBH           2660         MC           2660         MC           2660         LD           2660         DJNZ           2661         MCH           2651         MC           2653         MCH           2654         LD           2653         MCH           2654         LD           2655         MOD           2656         FOP           26515         MOD           26518         POP           26519         OUT           2620         DJNZ           2621         LD           2622         POP	2660     MUSH       2660     MUSH       2660     LD       2660     LD       2660     INC       2660     INC       2666     LD       2666     LD       2666     LD       2667     INC       2668     DJN2       2669     ED       2669     DJN2       2669     ED       2669     DJN2       2669     ED       2610     HRD       2631     JR       2633     NR116       2634     ED       2635     HOD       2636     FUP       2637     POP       2638     POP       2639     OUT       2638     POP       2639     OUT       2649     DJNZ       2620     DJNZ       2621     LD       2622     POP

2625	; MACRO TO	GENERATE CHICKACTER PATTERN TABLE ENTRY
2626	DEFCHIR MINICR	#FG #E5 #C5 #D5 #E5 #F5 #G
2627	DEFR	#A
2628	DEFR	<b>∦B</b> → <sup>1</sup> · · · · · · · · · · · · · · · · · · ·
2629	DEFB	₩C
2630	DEEB	₩D
2631	DEFB	#E
2632	DEER	#F
2633	DET-B	<b>∜G</b> − 1 − 1 − 1 − 1 − 1 − 1 − 1 − 1 − 1 −
2634	ENDM	

	2636 ;	LARGE CHARACTER SET (8 X 8)
68E4	2637 LKC	<b>CHR</b>
68E.4	2638	DEFCHR GOOH GOOR GOOH GOOH GOOH GOOH GOOH ; SPAC
ØSEB	2639	DEF CHR OCOH, OCOH, OCOH, OCOH, OCOH, OCOR, OCOH ; !
<b>86F</b> 2	2640	DEFCHR 650K 850H 650H 600H 600H 600H 600H ; *
<b>86</b> F 9	2641	DEFCHR O48H, 048H, OFCH, 048H, OFCH, 648H, 048H ; 🕴
6999	2642	DEFCHR 02013 07845 08045 07045 00045 0F045 0204 ; \$
6907	2643	DEFCHR OCOR OCSH. 010H. 020H. 040H. 098H. 018H ; 2
69 <del>01</del>	2644	DEFCHR (660H) (190H) (140H) (140H) (150H) (160H) ; &
0915	2645	DEFCHR 660H, 660H, 660H, 660H, 660H, 660H, 660H ; 🕐
0910	2646	DEFCHR 03012 02016 02016 02016 02016 02016 02016 0201 ; (
<b>6</b> 923	2647	DEFCHR 6408, 0208, 0204, 0204, 0204, 0204, 0204, 0404 ; )
<b>69</b> 28	2648	DEFCHR 600H, 6ASH, 670H, 6DSH, 670H, 6ASH, 660H ; *
69.3	2649	DEFCHR (0004); 02041; 62041; 0FS41; 02041; 62041; 60044 ; 🔸
<b>09</b> .48	2650	DEFCHR HAAH, GOOR, GOOH, GSOH, GSOH, G2OH, G4OH ; 🕠
<b>09</b> .4	2651	DEFCHR bloch brich, bloch bfen, broh, brich, brich ;
<b>69</b> 46	2652	DEFCHR ODON, BOOH, BOOH, BOOH, BOOH, BOOH, BOOH, BOOH,
0940	2653	DEECHR (0000), 00001, 00104, 02043, 0404, 0504, 60001 ;
0954	2654	DEFCHR 070H, 633H, 636H, 686H, 688H, 688H, 670H , ө
655H	2655	DEFCHR 82/08, 660H, 62/04, 62/04, 62/04, 62/04, 67/04 ; 1
0962	2656	DEFCHR 070H, 638H, 008H, 670H, 680H, 680H, 6F8H ; 2

160

•

		4,301,503 162
	1.4 E TI	
<b>396.9</b>	2657	"DEFCHR G701, (4534), 60341, 62041, 6931, 68341, 67041 ;
8970	2458	DEFCHR (910H) (2341) (500H) (950H) (958H) (910H) (910H) (- 4
8977	2659	DEECHR (AESH, GSGH, GEGH, MASH, GGGH, GSSH, GZGH ; 5
8975	2660	DEFCHR OCOH, GAOH, GAOH, GEGH, GACH, GACH, GACH, COUH ; C
665	2661	DEFCHR OFEN, OCH, OSCH, OSCH, OSCH, OSCH, OSCH, OSCH, FSCH ; 7
996( 1	2662	DFFCHR 070H 683H 633H 070H 633H 638H 670H ; 8
8993	2663	DEFCHR 0700, 688H, 688H, 078H, 668H, 610H, 660H ; 9
8999	2664	DEFCHR GMAH, GRAH, GRAH, MAN, GRAH, GRAH, GRAH, GMAH ; :
0900	2665	DEFORE AGAR AGAR AGAR AGAR AGAR AGAR AGAR AG
MH R	2666	14 F (111) (11, 11, 11, 11), 104 (11), 118(11), 104 (11), 102 (11), 102 (11) ; C
89fif	2667	defenk booh, booh, besh, book, besh, booh, booh ; =
854%	2668	DFF (HR 1940H, 1920H, 1930H, 1968H, 1930H, 1920H, 1940H ; >
094.D	2669	def (hr. 1970), 1988), 1983), 1910), 1920), 1920), 1920) ; ?
8904	2670	DEFCHR 670H, BRSH, GERH, BARH, BBBH, BRGH, 678H ; 🖻
89CI:	2671	DLFCHR 670H, 688H, 688H, 666H, 688H, 688H, 688H ; A
8902	2672	DEFCHR OFON, OSSAN, OSSAN, OFON, OSSAN, OSSAN, OFON ; B
8909	2673	Defichr (1704, 6884, 6804, 6804, 6804, 6884, 6704 ; C
194.0	2674	DEFCHR OFOH, OSSH, OSSH, OSSH, OSSH, OSSH, OSSH, OFOH ; D
<b>851</b> .7	2675	DEFCHR OF8H, BROHL OBOHL OBOHL OBOHL OBOHL OF8H ; E
<b>896</b> .E	2676	Deechr (f-8h, (k80h, 680h) (feah, 680h, 680h) (680h) ; F
89F5	2677	DEFCHR 070H, 038H, 630H, 680H, 698H, 688H, 678H ; G
<b>89</b> FC	2678	DFFCHR OBEH, WEEH, OBEH, OFEH, OBEH, OBEH, OBEH ; H
BHU3	2679	DEF CHR 670H, 674H, 670H, 620H, 620H, 620H, 670H ; 1
RADA	2689	DEF CHR. 1966: 1966: 1966: 1966: 1966: 1988: 1988: 1979: J
9ft).1.	2683.	DEFCHR OSSH, OSOH, GAOH, OCOH, OAKH, OSOH, OSSH ; K
866.8	2682	DEFCHR BEEH, BEEH, BEEH, BEEH, BEEH, BEEH, DEEH ; L
9 <b>9</b> 6.F	2683	DEFCHR BREAH, BOXH, BARH, BARH, BREAH, BREAH, BREAH, F
<b>69</b> 26	2684	DEFCHR 68841, OCHL OACHL 698HL 688HL 688HL 688H ; N
962D	2685	<b>DEF (HR 6F 8H, 688H, 688H, 688H, 688H, 688H, 6</b> F 8H ; 0
0A.34	2686	DEFCHR OFOH, OSCH, OSCH, OFOH, OSCH, OSCH, OSCH ; P
BA3B	2687	DET CHR. 670H, OSCH. 65CH, 66CH, 66CH, 69CH, 66CH ; R
0642	2688	DET CHIR BERH, BERH, BERH, OF OH, BARH, B9041, BERH ; R
0649	2689	DEFCHR 070H, 098H, 080H, 070H, 008H, 088H, 070H ; S
6950	2690	DEFCHR 6F8H, 020H, 020H, 020H, 020H, 020H, 020H ; 1
<b>965</b> 7	2691	DEF CHR. 08801, 08801, 08801, 08801, 68801, 02001 ; U
effet	2692	DEFCHR BEEH, BEEH, BEEH, 656H, 656H, 626H, 626H ; Y
<b>966</b> 5	2693	def (hr: oben, been, bren, bren, bren, doen, been ; N
3HEC	2694	DEFCHR GREEK, GERH, GEGH, GEGH, GEGH, GEGH, GEGH ; X
8673.	2695	DEFCHR 088H, 088H, 050H, 020H, 020H, 020H, 020H ; Y
8678	2696	DEFCHR OFSH, OOSH, OTOH, OZOH, OACH, OACH, OF SH ; Z
BRES.	2697	DEFCHR 020H, 040H, 040H, 640H, 040H, 040H, 070H ; 1
2R68	2698	Deficier oboil order, 640H, 620H, 610H, 600H ; \
erer Erer	2699	DEF(HR 670H, 616H, 616H, 616H, 616H, 616H, 670H ; )
<b>0</b> f196	2700	DEFCHIL OZOH, OZOH, ORSH, OZOH, OZOH, OZOH, OZOH ; "
669D	2761	DEFCHR (000H, 020H, 640H, 0F8H, 040H, 020H, 000H )
0HH/	2762	DEFCHR 820H, 820H, 820H, 820H, 848H, 870H, 820H ; DOWN ARROW
0HHK	2703	DEFCHK OOGH, 020H, 010H, 068H, 010H, 020H, 000H ; RIGHT AKROW
erre?	2764	DEFCHR GRAN USAN BOAN AZAN GOAN GOAN ; MULTIFLY
8991.5 19991.5	2785	DEFB 0
6ABA 20	2766	DEFB 200
0ABE: 061	2707	DEFR 8
erbc F8 woon ww	2768	DEFR OFRH
6880 60 6880 60	2709	DEFR 0
0 <b>AR</b> E 20	2710	DEFR 208
		* LAGE RYTE OF DIVIDE IS ZERO, WHICH HOPPENS TO BE FIRST
	2712 ;	BYTE OF
	203 3 2	SMALL CHHRHCTERS (4 X 6)
1964	- 2714 SML0	

## 4.301.503

•

्रि

, F

				4,301,503
		163		
HAC4 DDE3	2757	MAJUMP: FOP	IX	
<b>68</b> 06 F3	2718	FX	(SP), HL	
ORCZ DALY	2719	JF	(IX)	
	2775	; NHHF: CONVE	rt key code t	0 (fSC1)
	2722	PURPOSE: SH	116-	
	2723	; INPUT: H=KE	Y CODE	
	2724	CONTEND: HER	SCHLEQUIVALE	NI
	2725	HOW: THEFT	LOOKUP	
8809	2726	HKCTHS:		ų.
8AC9 48	2721		C, B	·
9HCH 8680	2728	LD	K, U	
0ACC 210509	2729		HI J KCTATB	
06(1-09	27.0	(DD)	HLJ BC	
0AD4 71	27.0		R. (HL)	
0HD1_FD7709	27.2		()Y+(:BH), H	
RHDA C9	2733	RET		
6605	2735	KC1A1B:		
6905 20	2736	DEFB		; SPACE
6606 43	27.9	DEFR		BULLET
0HD7 5E	27.58	DEFB		HP HEKON
9AD8 50	2739	DEFR		; DOWN REKON
6HD9 25	2740	DELR		;
96D9 52	2741	DE FB		FRECHL
ender 53	2742	DEFB		STORE
NADC 3B	2743	DEFB		PLUS-MINUS
erioc sis erioc 2F	2744	DEFB		; DIVIDE
CADE 37	2745	DEFB		, ,,,,,,,
enun sa enot 38	2746	DELR		
		DEFB		
0AE0 39	2747			FILMES
0fiE1.2fi	2748	DEFR		2-4-108.23
0AE2 34	2749	DEFB		
GREA 35	2758	DEFB		
6RE4 36	2751	DEER		HING
69E5 20	2752	DEFR		June,
<b>0ri</b> eg 33. 0 <b>ri</b> eg 33.	- 2753 - 2754	DEER		
	- 2755	DEFR		
0AE8 33		DEFB		; PLUS
0AE9 28 0AE9 26	2756	DEFB		;(£
	2757			
erre di se	2758			; P(0)N)
064-0-25 0000-24	- 2759 - 2760			FEOLIALS
<b>0</b> 8ED 3:0	2760	UTTD	<b>.</b> .	) COUTHLAT
	2762	; NFMH;;	FILL ARE	<b>H</b>
		; PURPUSE:		 On of sorffn 10 constant value
	- 2764			TO FILL NITH
				REK OF BAJES JO FILL
	2765		• • • • • •	ETING RODRESS OF REGION TO FILL
Adda the	- 2766		• • • • • •	RUND DEPARTO OF REGIME TO LITE
OHCE EN	- 2767		(HL); fl	; STUFF BYTE
6665-77 666-64-0303	- 2768 - 1729			J KUMP HIJ DEC KC
CHER EDUS	2769		1.6. 1.46. 114. 4	
ENHER FREEFRE	- 2778		PF, MF 11 1 1	
0865 CM	2775		DEI ATTUL	10 RESOLUTE
		; NAME: ; PURPOSE:		TE CONVERSION
	2774			
,	2775		D = Y (1)	
	2776			okdannee C Register value to use
	2777	;	n = 11101	U KENIDIEK YNKAE IU UDF

4,301,503

				4,301,503
		_165		, ,
	2778	; UNPUT :	NE = ARSI	NUME ADDRESS
	2779		•• •••	CREGISTER TO USE
				C REGISTER TO ODE
APR & PRIMARA.		; MAGIC ENTR		
OFF 6 CDERE	2781			
68F9 1865	2782		HKEL62-\$	
		; NONMAGIC E		
<b>RHF</b> E CD4FRB				
<b>9AF</b> E CH+2	2785		6.0	; HONNIHGIC THE ADDRESS
<b>86</b> 08 FD7304	2786	HRELFIZ: LD	(1Y+(:8E), E	; update cb de
<b>86</b> 83 FD7/85	2787		(1Y+(£0),D	
6896 1809	2788	MFROG: JR	QFROG-\$	
	2789	; HAGIC ENTR	y point	
8688 (D468	2799	RELIA: CALL		
<b>6868</b> 0360	2791		(HHG)C)/A	
<b>66</b> 60 (9	2792	REI		
868E 88		CKSUM2: DEFE	. A	; *** CHECKSUM ***
868F	2794			el, enel, elen ; e
060 0814	2795			(4), (4)(4), (4)(4) ; 1
				an, aach, aean ; 2
<b>68</b> 1.9	2796			
<b>OBIE</b>	2797			<b>64, 6264, 6E64 ; 3</b>
<b>OBC</b>	2798			oh, ezeh, ezeh ; 4
8628	2799	DEFS	i (16.141, 1881)4, (16.1	0H, 020H, 6E0H ; 5
<b>OR</b> 2D	2860	DEF	0Eeh, 086h, 0E	eh. Break. Beekk ; 6
<b>9R</b> < 2	2891	DEFE	5 <b>REAH, ROAH, RO</b>	6H, 626H, 626H ; 7
8837	2862	DEF	) oeoh, oroh, oei	6H, 6R0H, 6E6H ; 8
98. <c< th=""><th>2863</th><th>DEFS</th><th>of the oright off</th><th>0HL 020HL 0E0H (F 9</th></c<>	2863	DEFS	of the oright off	0HL 020HL 0E0H (F 9
0641	2884	DEFS	BOOM, OACH, OC	6H, 646H, 686H ; ;
0846	2685	DEFS	BARH, BEAH, BEI	OH, GEAH, GEAH ; FULLET
<b>66</b> 48: ED48		; hove rout) Hirove: LDTF		
984D C9	2869	RET		
0010 00	6.5°5'9'			
	2044		mu bain Lap	NORMAGIC ADDRESSES
OB4F E5				PERCENCIAL INFORMATION
	2812			; toss our shift amount
0B4F EFFC	2813		0FCH	
OH51 EF	2614		LA	i SAVE
0652 7B	2815		fi E	; GET X
BBSK E60X	281.6		03H	; ISOLATE SHIFT AMOUNT
<b>66</b> 55-85	2817	0R	t	; COMBINE WITH MR
0656 15	2818			
<b>6657 E640</b>	2819	HND	640H	; 15 FLOPPED BIT SE1?
<b>96</b> 59-78	28/14	LD	积土	
<b>66</b> 541-28634	2825	, 3 <del>K</del>	Z; KEL1113+\$	; JUMP 1F NOT
<b>86</b> 0 2F				
	- 7872	(H		3 YEP - UNFLOP THE COORDINATE
065D (660	- 2822 - 2823		fi 160	; YEP - UNFLOP THE COORDINATE
6650 (1666 6651 66	2823		fu 1.60 L , D	; yep - unflop the coordinate ; h. = y
	2823	RDD		
6851° 68	2823 2824	HOD RELIEC: LD LD	LD	
6851 6A 8868 2688	2823 2824 2825	HDD RFLTRS: LD LD HDD	L D H B	; H. = Y
(1851) 6A 18860 2660 18862 29	2823 2824 2825 2826 2826 2827	HOD RELIRE: LD LD HDD HDD	LJD HJB HLJHI HLJHI	≱ HL = Υ
(1851) 68 18868 2668 18862 29 18863 29 18863 29 18863 29	2823 2824 2825 2826 2826 2827 2828	RELTRACE LD LD HDD HDD HDD HDD	LJD HJB HLJHI HLJHI HLJHI	≱ HL = Υ
6851 68 8866 2668 6862 29 8863 29 8863 29 8864 29 8865 54	2823 2824 2825 2826 2827 2829 2829 2829	RFLTRCC LD LD HDD HDD HDD HDD LD	L,D H,6 HL,HL HL,HL HL,HL D,H	≱ HL = Υ
6851 68 8864 2668 6862 29 8663 29 6664 29 8865 54 6866 50	2823 2825 2825 2826 2827 2828 2829 2829 2829 2829	RFLTRC: LD LD HDD HDD HDD HDD LD LD LD	LJD HLG HLJHL HLJHL DJH EJL	; HL = Y ; SET HL = Y + 8
6851 68 8864 2668 6862 29 8663 29 8663 29 8865 54 8865 54 6866 50 6867 29	2823 2824 2825 2826 2827 2828 2829 2829 2829 2838 2838 2834	RFLTRC: LD LD HDD HDD HDD HDD LD LD LD HDD HDD	LJD HLJH HLJHL HLJHL DJH FJL HLJHL	≱ HL = Υ
6851 68 8864 2668 6862 29 8663 29 8663 29 8865 54 8865 50 6867 29 8667 29 8668 29	2823 2824 2825 2827 2828 2827 2828 2824 2834 2834 2834 2832	RFLTRC: LD LD HDD HDD HDD HDD LD LD HDD HDD HDD	LJD HLJH HLJHL HLJHL DJH FJL HLJHL HLJHL	; HL = Y ; SET HL = Y + 8 ; SET HL = Y + 32
6851 68 8864 2668 6862 29 8663 29 8663 29 8865 54 8865 54 6866 50 6867 29	2823 2824 2825 2826 2827 2828 2829 2829 2829 2838 2838 2834	RFLTRC: LD LD HDD HDD HDD HDD LD LD HDD HDD HDD	LJD HLJH HLJHL HLJHL DJH FJL HLJHL	; HL = Y ; SET HL = Y + 8

Ì

		167	4,301,503	168
		107		100
<b>06</b> 681 (1834-	2834	SRL A	; fi = X 4	
<b>8</b> 860 083F	2835	SRL A	1	
<b>68</b> 5E 5F	2836	LD FJA		
6186F 1600	2837	LD D/0		
<b>HB71</b> . 19	2838 2839	RDD HLJDE 1F NAHDAR-1	; HL = Y + 48 + X	<b>4</b>
	2848	ENDIF		
6872 FB	2841	EX DECHL		
WE'T N. 1 57	6.5° F.K.			_
667% F1	2844 2845 2846			
6874 E1	2848	POP HL		
6875 (9	2849	KET .		
6876 (D7868 6879 1888	285) 2852 2853	) ENTRY FOR USER INXNIB: CRU XNIB JR MEROG-\$		
	2655	; NRME: INDEX	N166 6	
	2856		F SPECIFIED NIBELF REFRIIVE	TO BREE ROOR
			FREE NUMPER	
	2858	) HL≂B	HSE HODRESS	
	2859	GEORDENT: NIBBLE	RETURNED RIGHT JUSTIFIED 1	N R.
		GEDESCRIPTION: BYTE =		
	2661	;; THE LOW ORDER NDEPL	E OF A GIVEN BYTE 15 ADDRES	SED
	2862	) by hin even nubble nu	HHEK.	
<b>66</b> /8 F5		XIBR: PUSH H		
0870-05 (0870-05	- 786A 	PUSH RC		
<b>6871 6660</b> 6871 (1839	- <b>2865</b> - 2866	LD B-B SHI C		
0011 0032 0983 09	2867	HOD HUHC		
6882 71	2868	LD B. (HL)		
(168 < 13	1486.9	HOP RC		
19884 (EA1	2870	B11 - 674		
M886 2814	2871	JR Z7XN1F1-4		
6688: 64	2872	KR(H		
<b>666</b> 9 (6	2873	KRCH		
06831-065 08831:065	- 2874 - 2875	KKCH KKCH		
6880 E60F		XNUBJ: AND OFH		
084F F1	2877	FOP H.		
6681 09	2878	<b>MET</b>		
<b>6656</b> E5	2665. 2862 2883 2883	; INPU): fi = N ; C = N	e storing (?) 1881 e 10 stort 1881 e number (rs in XNTB)	
<b>16</b> 91. (5	2666	push ec		
8695 8680	2687			
<b>(694</b> ) (809)	2688	SVAL C		

4,301,503

				4,301,503		
		169		, ,	1	.70
8696-69	2889	ADD	HL, BC			
8697-05	2890	POP	Ю			
<b>669</b> 8 (1841	2895	<b>B1</b> 1	6.0			
<b>68</b> 98 2889	2892	JK	Z MUTNRI-\$			
	2893	🗧 H. O. CASE				
ØBSC 07	2894	RLCA				
<b>08</b> 90 07	2895	FA CE				
<b>68</b> 9E 67	- 2896	RLCF	l			
<b>685</b> F 07	2897	KLCI			*	
ebro he	- 2898	XCR	(HL) ;	NERT COMBINE TRIC	k (see ddj june i	76
<b>66FL E6F</b> 0	- 2899	HND	OFON ;	PG 9)		
<b>689</b> 3 1803	2960	JR	FUTNH2-\$			
erits ht	2901	PUTNE1: XOR	(HL) ;	L. O. CASE		
oeng egge	2992	HID	OFH			
orae al	2903	PUINE2: XOR	(HL)			
66669 77	2904	LD	(HL), R			
<b>obh</b> i Ei	- 2965	POP	HL.			
<b>BBH:</b> (9	- 2966	RET				
	ooter.		n la landar menant a			
			ex nord there (			
			o index an arra			
			INDEX NUMBER (0	-200)		
		⇒ HL -> TABL		1. A. P. (AP. 1). 1. 40.		
			DE = FNIKY		-	
obvo tr	2913			r to entry in the	t.	
ØRAC 54	2914		EA .			
66HD 1609	2915	LD	0.0			
<b>08</b> 06 (1823)	2916	A.P.		DF		
<b>NERI</b> (1812)	- 2917	KI.		DE#2		
OBEC 19	2918		HL, DE			
APRA PE	2919	LD	F (HC)			
6665 23	2928		HL.			
68B6-56	- 2925	{₽ N.C	0, (H)			
0587 28 0000 035 400	- 2522	DEC COUNT: CON				
OBHS CIVEAGC	- 2925 - 2924	STHEDE: CALL JR		JOIN STORE IN IND		
8681: 3863					EA PTIE	
		F NEME:	INDEX BYTE			
		FURPOSE :				
		INPUTS:				
			A = VALUE U			
OFEN LL	2930			r to thele entry		
0640 54 0640 4.000		MINDE: LD				
6645. 1660 6600 44	2932		D/8			
86C8 19 86C1 76	2933 2024		HLEDE			
	2934		R. (HL)			
MBC2 FD7789 -			(1Y+CHA), A			
0805 FD7408 - 0608 FD7509 -			(1Y+C8H), H			
BECR (9			(TA+CBC)'T			
00005 0.9	2958	RET				
	2946	) NHME: D	SPLAY THE			
			ISPLAY TIME ON S	FCREEN		
		; INPUTS: E				
	2943		= y coord			
	2944	; C	= SHIE AS DISC	ik op)tons except e	817 7 = <u>1</u>	
	2945		TO DISPLAY C	ilon and seconds		
	2946	; OUTPUTS: N	ne.			
			,			

		17	1			1/2
<b>(R</b> CC	2947	MDISTI:				
6600 00256062	2948	1	LD	1X, SHI FINI		
8606 8642	2949	l	LÞ	B, 42H		
0602 23EF4F	2958	(	LÐ	HLJ GTMINS		
9605 (5	2951	1	PUSH	RC .		
<b>GEDG FDCB66EE</b>	2952	(	RES	75 (19+(180)		
OBDAL CDELEOB	2953	1	CALL	BCD1SP		
REDD CI	2954	1	POP	BC .		•
BEDE CR79	2955	1	BD	730		
<b>66E</b> 8 C8	2956		RET	2		
OBEL SER	2957		LD	fl 80H+3HH		
BEER CDE107	2958	1	CHLL	DISPCH		
88E6 8642	2959		LD	8, 42H		
HEEE 25ED4F	2960		LD	HLJ GESECS		
	2961	; find fri	LL IN	<b>T</b> O		
	2963	; NFME :		DISPLAY	RCD h	<b>UMBER</b>
		; INPUT:				SPL RY OPTIONS
	2965			C = CHR	(ACTE)	EDISPLAY OPTIONS
	2966	-		DF = Y,		
	2967					NORESS (POINTS RELO BYTE)
	2969					TE FORT (IF USED)
		; 0001400	•	DE UPDH	TED .	
						CONVERTS EACH NIGHTE INTO
						NORMALLY ILLEGAL ECD
						HS 26 THRU 24 RESPECTIVELY.
						BYTE DS FORMATED AS FOLLOWS:
		3 101 7				IG ZERO SURTHESSION NEWLED
		1 101 6				- FALTERANTE ECHAT HANNED
		; BITS 5				OTS TO DISPLAY (NOT NUMERA OF EXTERNING
<b>(6</b> \$ B 78		RODISP:				£1_0P110N5
OBEC EGG	2978		HND		; ]	ISOLATE NUMER OF DIGITS
<b>864</b> 1 30		HCDDO:	DEC	Ĥ		
8H4 ) F8	2980		kEn	М	; (	RIT IF NULL OR NO MOKE
0F4 6 4F	2985		LD	C, A	; ;	SHVE.
8641 (D7698	2982		CHLL	XNDB	; (	#T NEXT DIGIT
965-4 2607	2983		JR		; ; ,	JUMP 1F NONZERO
0EE6 C878	2984		81T	7/K	;	15 ZERO SURPRESS UN?
981 8 2803	2965		JR	2,8000-4	;.	JUMP 1F NOT
REFA HI	2566		ÛK	C	;	LEST DIGIN?
864-16 2004	2987		JR	NZ, HCDD4-4	<b>к</b> ј,	JUMP IF NOT
OBFD CHES	2988	HCDD1 :	KES	77 B	; 1	(LEAR LEADING ZERO FLAG
08FT C695	2989		RDD	fl 6		
0001 E60+	2990		HND	<del>0FH</del>		
0093 (626	2995		HDD	B. 266		
<b>0C8</b> 5 (870		BCDD2:	BIT	6,8	;	rl teknete font?
9097 2882	2993		JR	2 HCDD3-4	j	JUMP IF NO
9099 F680	2994		0K	808		YEA - SET THE BIT
OCOR CDE107		BCDD3:		DISPCH	. ;	display the char
0C8E 79	2996		LD	ALC .	;	GET LOOP COUNTER IN A
908F 1800	2997		JR	HCDDC-\$		FIND GU FOR NEXT
<b>9011</b> 34-20		BCDD4 :	LD	fb / /		LEADING ZERU - WRITE A SPACE
OC13 18F0	- 2999		Jk	HCDD2-\$	•	
SAN AULU						

			INCREMENT SCORE
(002	;	PURPOSE :	Increment score and compare to end score.
			he -> player score lon noor of 3 bytes
664	;	OUTPUTS:	(ESREND OF GRIMETE SET IF MAX SCORE REACHED

		. 173			4,301,503 174	L
		173				•
		MINCSC:		8.3		
	3866		PUSH	n. A.(HL)		
	3867 3868 -	INCLOP:		fu 1		
	3000 3 <b>00</b> 9		DFH	10.1		
	3016		LD	(HL),A		
8C1D 2003	3011		JR	NZ, (MP11-\$		
8C1F 23	3652		INC			
0C20 10F6	3053			INCLOP-4	*	
9C22 E1		(#P1T:	POP			
<b>6C</b> 23 23	3815		1HC	HL.		
8C24 23	3616		INC	HL A. (GAMSTB)		
0C25 38F84F	3017 3018		LD BIT	GSESCR. H		
0028 (B4F 0026 (B	3010		KET	Z		
8C2H 11F64F	3020		LÞ	DE, ENDSCR+2		
OCAL DEDX	3475		LÞ	<b>B</b> /3		
ACIAN J.H		CNPLOP:	۱D	H, (DE)		
8034. HE	3673		C۲	(HD)	·	
<b>0</b> 032-2807	3624		)K	Z, KEPEHT-\$	; ENDSCR = SCORE	
8C34 D(1	3825		KF1	NC .	FENDSOR OF SOURE FENDSOR & SOURE	
00.5 291841		SETEND:		HL, GANSTB GSREND, (HL)	JENUSUK X SUORE	
OCX8 CHEF	3027		SET - RET -	ADADE 140.9 VER 3		
OCOR OR OCOR OR	(0)/8 (0)/8	KEPENT		19-		
00.00 218	3(1-(1	NITTI	DFC			
0C:0 19F1	3635	-		CHPL (IP-\$		
0CXF 18F4	30.32		JK	SFIEND-\$		
				(4115		
·		; NRME:		QUIT NOTIN DELS	ent gene scone until key hit or rese	ï
·	38.5	; FUKPO	5F :	HOLD PRES	ent game score until key hit or rese	ï
6041	38.5 3636	; FUKPO ; SAV G	sf: Ehe o	hold pres Wer	ent game score until key hit or rese	)
6C41. 6C43 38	38.5	; FUKPO ; SAV G	sf: Ehe o	HOLD PRES MER UK STRD15	ent game score until key hit or rese	ï
6041. 6043 38 6044 18	3835 3636 3637	; FUKPO ; SAV G	se: 6#E 0 - syss	HOLD PRES WER UK STRD15 E 48	ent game score until key hit or rese	ï
0043 38 0044 38 0045 40	3835 3636 3637 3637	; FUKPO ; SAV G	SF: FHE () SYSS DEFF DEFE DEFE	HOLD PRES WER UK STRD15 48 24 610011008	ent game score until key hit or rese	ï
9043-39 9044-58 9045-40 9046-5790	3835 3836 3837 3837 3839 3849 3849	; FURFO ; SAV G MGUIT:	SF: FHE O SYSS DEFF DEFE DEFE DEFE	HOLD PRES WER UK STRD15 48 24 60001008 60001008		ï
0043-38 0044-58 0045-40 0046-5780 0046-5780 0048	5835 5836 5837 5839 5849 5849 5841 5842	; FURFO ; SAV G MQUIT:	SF : FME 0 SVSS DEFF DEFE DEFE DEFE SVST	HOLD PRES WER UK STRD15 48 24 30001008 40001008 400000 600000 600000	; activate interrupts	ï
9043-38 9044-38 9045-40 9046-5790 9048 9048	3835 3836 3837 3839 3849 3849 3841 3842 3842 3843	; FURFO ; SAY G HQUIT: HQUITS:	SF : SYSS DEFF DEFF DEFE DEFE SYSS	HOLD PRES WER UK STRD1S 48 24 3 0100012008 4 GROWR EN FICTINI UK SENTRY		ï
0043 30 0044 18 0045 40 0046 5700 0048 0048 0048 0048	3835 3836 3837 3839 3849 3849 3841 3842 3843 3844	; PURPO ; SAY G MGUIT: MGUIT:	SF: EHE O SYSS DEFE DEFE DEFE DEFE SYST SYSS DEFV	HOLD PRES WER UK STRD1S 48 24 3 0100010008 4 GNOVR EN FICTINI UK SENTRY 4 GREYS	; activate interrupts	Ĩ
0043 30 0044 38 0045 40 0046 5700 0048 0048 0046 0040 1482 0046 FE14	3835 3636 3637 3638 3639 3649 3641 3642 3643 3644 3644 3645	; FURFO ; SAV G HQUIT: HQUIT:	SF: SYSS DEFF DEFF DEFF DEFF SYSS DEFF CP	HOLD PRES WER UK STRD15 48 24 3 0100010008 4 GHOVR EN ACTINI UK SENTRY 1 AKEYS 510	; Activate interkupts ; Nait for sumething to happen	ï
0043 30 0044 18 0045 40 0046 5700 0048 0048 0048 0048	3835 3836 3837 3839 3849 3849 3841 3842 3843 3844	; FURFO ; SAV G MQUIT: MQUIT:	SF: SYSS DEFF DEFF DEFF DEFF SYSS DEFN CP JR	HOLD PRES WER UK STRD1S 24 26 0100011008 EM RC1100 EM RC1101 UK SENTRY 1 RKEYS STO 2, MOUT2-4 SKYD	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAMPEN ; TRIGGER (HANGE? ; KEY HIT?	ĩ
90:43 39 90:44 18 90:45 40 90:46 5790 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:48 90:49 90:49 90:49 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90:40 90 90 90 90 90 90 90 90 90 90 90 90 90	3835 3836 3837 3839 3849 3849 3841 3843 3844 3843 3844 3845 3846	; FURFO ; SAV G MGUIT: MGUIT:	SF: SYSS DEFF DEFF DEFF DEFF SYSS DEFN CP JR	HOLD PRES WER UK STRD1S 24 26 0100011008 EM RC1100 EM RC1101 UK SENTRY 1 RKEYS STO 2, MOUT2-4 SKYD	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	ï
90543 39 90545 40 90545 40 90546 5790 90548 90548 90546 1462 90546 1462 90546 1462 90546 1462 90546 1462 90556 17	3835 3836 3837 3838 3839 3849 3849 3841 3842 3844 3845 3844 3845 3846 3845 3846 3845 3846 3845 3846 3845 3846 3845 3848 3849	; FURPO ; SAV G MGUITE: MGUITE:	SF: CHE 0 SYSS DEFF DEFE DEFE DEFE SYSS DEFV CP JR CP JR CP JR CP JR	HOLD PRES WER UK STRD15 48 24 300001008 400000 600000 600000 600000 600000 800000 7500 7500 7500 7500 7500 75	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAMPEN ; TRIGGER (HANGE? ; KEY HIT?	Ĩ
90:43 39 90:44 18 90:45 40 90:46 5790 90:48 90:48 90:46 1482 90:46 1482 90:46 FE14 90:58 2864 90:52 FE13 90:54 2864 90:56 67 90:57 47434045	3835 3836 3837 3839 3948 3841 3843 3844 3845 3844 3845 3845 3846 3845 3846 3845 3846 3845 3846 3845 3846 3845 3848 3849 3859	; FURFO ; SAY G MGUIT: MGUIT: MGUIT: GHOVK:	SF: SYSS DEFF DEFE DEFE DEFE DEFE SYSS DEFE JR CP JR CP JR CP JR CP JR CP JR CP JR	HOLD PRES WER UK STRD15 48 24 26 24 26 24 24 24 24 24 24 24 24 24 24 24 24 24	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	ĩ
90:43 38 90:44 18 90:45 40 90:46 5780 90:48 90:48 90:46 1482 90:46 1482 90:46 1482 90:46 1482 90:46 1482 90:58 2864 90:58 2864 90:56 07 90:57 47414045 90:58 96	3835 3836 3837 3839 3948 3841 3842 3843 3844 3845 3844 3845 3844 3845 3844 3845 3846 3849 3850 3851	; FURPO ; SAY G MGUITS: MGUITS: MGUITS: GHOVK:	SF: (ME 00 SYSS DEFF DEFF DEFF DEFF DEFF SYSS SYSS DEFF CP JR CP JR CP JR CP JR DEFF DEFF DEFF DEFF DEFF DEFF	HOLD PRES WER UK STRD15 48 24 26 GEORD1008 24 GEORD1008 24 GEORD1008 24 GEORD1008 25 GEORD1008 25 GEORD1008 25 GEORD100 25 GEO	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	r
00:43         38           00:44         18           00:45         40           00:46         5780           00:48         90:48           00:49         90:49           00:40         1482           00:41         1482           00:42         1482           00:52         7613           00:52         7613           00:54         2464           00:57         47434045           00:58         66           00:50         4554552	3835 3836 3839 3948 3941 3944 3945 3944 3945 3944 3945 3945 3946 3945 3950 3951 3951 3952	; FURPO ; SAY G HQUITS: HQUITS: GHOVK:	SF: SYSS DEFF DEFFE DEFFE DEFFE DEFFE SYSS DEFN CP JR CP JR CP JR CP DEFF DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFE	HOLD PRES WER UK STRD15 48 24 24 24 24 24 24 24 24 24 24 24 24 24	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	ĩ
90:43 38 90:44 18 90:45 40 90:46 5780 90:48 90:48 90:46 1482 90:46 1482 90:46 1482 90:46 1482 90:46 1482 90:58 2864 90:58 2864 90:56 07 90:57 47414045 90:58 96	3835 3836 3839 3849 3849 3849 3841 3843 3844 3845 3844 3845 3844 3845 3846 3850 3851 3852 3852 3852	; PURPO ; SAY G MGUITS: MGUITS: MGUITS: GHOVK:	SF: SYSS DEFF DEFE DEFE DEFE DEFE SYSS DEFE DEFE JR CP JR CP JR CP JR DEFE DEFE DEFE DEFE DEFE DEFE	HOLD PRES WER UK STRD1S 48 24 24 24 24 24 24 24 24 24 24 24 24 24	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	ï
00:43         38           00:44         18           00:45         40           00:46         5780           00:48         90:48           00:49         90:49           00:40         1482           00:41         1482           00:42         1482           00:52         7613           00:52         7613           00:54         2464           00:57         47434045           00:58         66           00:50         4554552	3835 3836 3839 3849 3849 3841 3841 3842 3844 3845 3844 3845 3844 3845 3854 3854	; PURPO ; SAY G MGUITS: MGUITS: MGUITS: GMOVK: ; ######	SF: (ME: 0) SYSS DEFF DEFFE DEFFE DEFFE DEFFE SYSS DEFF CP JR CP JR CP JR CP JR CP JR CP JR CP JR CP JEFFE DEFFE DEFFE DEFFE DEFFE DEFFE	HOLD PRES WER UK STRD1S 48 24 3 0100010008 4 000010008 4 00000 24 3 0100010008 4 000010008 25 00 25 000100 3 0 4 100000 4 100000 4 100000 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER CHANGE? ; KEY HIT? ; NO - KEEP GOING	Ĩ
00:43         38           00:44         18           00:45         40           00:46         5780           00:48         90:48           00:49         90:49           00:40         1482           00:41         1482           00:42         1482           00:52         7613           00:52         7613           00:54         2464           00:57         47434045           00:58         66           00:50         4554552	3835 3836 3839 3849 3849 3849 3841 3842 3844 3845 3844 3845 3844 3845 3854 3854	; FURFO ; SAY G HQUIT: HQUIT: HQUIT: GHOVK: ; ##### ; #####	SF: (ME: 0) SYSS DEFF DEFE DEFE DEFE DEFE SYSS DEFF DEFE DEFE DEFF DEFF DEFF DEFF	HOLD PRES WER UK STRD1S 48 24 3 0100010008 4 00000 6 0100010008 4 00000 8 000010 7 00000 8 0 4 100000 6 0 4 100000 8 0 100000 8 0 1000000 8 0 100000 8 0 1000000 8 0 100000 8 0 10000 8 0 100000 8 0 100000 100000 100000 100000 100000000	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER (HANGE? ; KEY HIT? ; NO - KEEP GOING ; YES - RESET	ĩ
00:43         38           00:44         18           00:45         40           00:46         5780           00:48         90:48           00:49         90:49           00:40         1482           00:41         1482           00:42         1482           00:52         7613           00:52         7613           00:54         2464           00:57         47434045           00:58         66           00:50         4554552	9835 9836 9839 9849 9841 9842 9843 9844 9845 9845 9845 9846 9845 9846 9854 9854 9854 9854 9854 9855 9855 9855	; PURPO ; SAY G MGUITS: MGUITS: MGUITS: GMOVK: ; ######	SF: (ME: 0) SYSS DEFF DEFF DEFF DEFF SYSS DEFF CP JR CP JR CP JR DEFF DEFF DEFF DEFF DEFF DEFF	HOLD PRES WER UK STRD1S 48 24 3 0100010008 48 48 4 010008 EM ACTINI UK SENTRY 4 AKEYS 510 2, MGU112-4 5KYD NZ, MGU111-4 6 4 100087 3 0 1100887 3 0	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER (HANGE? ; KEY HIT? ; NO - KEEP GOING ; YES - RESET ; NUMBER OF DISPLAYED LINES	Ĩ
9043 39 9044 18 9045 40 9046 5790 9046 5790 9040 1462 9040 1462 9046 FE14 9058 2864 9058 2864 9055 747414045 9056 07 9057 47414045 9058 96 9050 4F564552 9058 96	3835 3836 3837 3849 3849 3841 3842 3843 3844 3845 3844 3845 3844 3845 3854 3854	; FURPO ; SAV G HQUITS: HQUITS: HQUITS: GHOVR: ; ###### ; ######	SF: (ME: 0) SYSS DEFF DEFF DEFF DEFF SYSS DEFF CP JR CP JR CP JR DEFF DEFF DEFF DEFF DEFF DEFF	HOLD PRES WER UK STRD15 48 24 30001008 49001008 40001008 40001008 40001008 40001010 400010112-\$ 510 2, MGU112-\$ 510 80 80 1 (GME1 6 4 (OVER1 80 1 (OVER180 1 (OVER180) 1 (OVER	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER (HANGE? ; KEY HIT? ; NO - KEEP GOING ; YES - RESET	ï
90543 39 90545 40 90545 40 90546 5790 90548 90549 90540 1462 90540 1462 90540 1462 90540 1462 90540 1462 90550 2864 90550 2864 90550 47454045 90550 47564552 90550 90	3835 3836 3837 3849 3849 3841 3842 3843 3844 3845 3844 3845 3844 3845 3854 3854	; FURFO ; SAV G MGUITS; MGUITS; MGUITS; GHOVK; ; ##### ; ##### ; ###### ; ###### ; ###### ; ###### ; ###### ; ######	SF: (ME 0) SYSS DEFF DEFF DEFF DEFF DEFF DEFF SYSS DEFV CP JR CP JR CP JR CP JR CP JR CP DEFF DEFF DEFF DEFF DEFF DEFF DEFF DEF	HOLD PRES WER UK STRD15 48 24 24 24 24 24 24 24 24 24 24 24 24 24	<ul> <li>#CTIVATE INTERRUPTS</li> <li>WRIT FOR SOMETHING TO HAPPEN</li> <li>TRIGGER CHANGE?</li> <li>KEY HIT?</li> <li>ND - KEEP GOING</li> <li>YES - RESET</li> </ul> # NUMBER OF DISPLAYED LINES # NEXT FIELD	ĩ
90543 39 90545 40 90545 40 90546 5790 90546 5790 90540 1462 90540 1462 90540 1462 90540 2864 90550 2864 90550 2864 90550 47554264 90550 47554264 90550 475542552 90550 90 20068 20068	3835 3836 3837 3839 3948 3843 3844 3845 3844 3845 3844 3845 3854 3854	; FURPO ; SAV G MGUITS: MGUITS: MGUITS: GHOVK: ; ##### ; ##### NOLINE HNNL HNNH HNNH HNSBL	SF: (ME: 0) SYSS DEFF DEFFE DEFFE DEFFE DEFFE SYSS DEFF CP JR CP JR CP JR CP DEFF DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE	HOLD PRES WER UK STRD15 48 24 24 26 24 26 24 24 24 24 24 24 24 24 24 24 24 24 24	; ACTIVATE INTERRUPTS ; WAIT FOR SOMETHING TO HAPPEN ; TRIGGER (HANGE? ; KEY HIT? ; NO - KEEP GOING ; YES - RESET ; NUMBER OF DISPLAYED LINES	ï
9033 39 9044 38 9045 40 9046 5790 9048 9048 9040 1482 9040 1482 9040 1482 9040 1482 9058 2894 9058 2894 9058 2894 9055 27 9058 2894 9055 27 9058 26 9058 96 9055 47434045 9058 96 9055 47554552 9068 99 20068	3835 3836 3839 3948 3941 3941 3941 3941 3941 3941 3944 3945 3944 3945 3944 3945 3944 3945 3950 3951 3952 3955 3955 3955 3955 3955 3955 3955	; FURPO ; SAV G HQUITS: HQUITS: HQUITS: GHOVK: ; ###### NOLINE HNN. HXNH HNS.FL HXS.FH	SF: (ME: 0) SYSS DEFF DEFFE DEFFE DEFFE DEFFE SYSS DEFF CP DEFF DEFF DEFF DEFF DEFF DEFF DEFF DEF	HOLD PRES WER UK STRD15 48 24 26 24 26 24 26 24 24 24 24 24 24 24 24 24 24 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	<ul> <li>ACTIVATE INTERRUPTS</li> <li>MAIT FOR SUMETHING TO HAPPEN</li> <li>TRIGGER (HANGE?</li> <li>KEY HIT?</li> <li>NU - KEEP GUING</li> <li>VES - RESET</li> </ul> INUMBER OF DISPLAYED LINES NEXT FIELD STRING ADDRESS	ĩ
90243 39 90244 38 90245 40 90246 5790 90248 90248 90248 90248 90248 FE14 90258 2894 90252 FE13 90254 2954 90252 47434045 90258 96 90258 96 90	3835 3836 3839 3948 3941 3941 3941 3941 3941 3941 3944 3945 3944 3945 3944 3945 3944 3945 3950 3950 3950 3955 3955 3955 3955 395	; FURPO ; SAV G MGUITS: MGUITS: MGUITS: GHOVK: ; ##### ; ##### NOLINE HNNL HNNH HNNH HNSBL	SF: (ME: 0) SYSS DEFF DEFFE DEFFE DEFFE DEFFE SYSS DEFF CP JR CP JR CP JR CP DEFF DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE DEFFE	HOLD PRES WER UK STRD15 48 24 24 24 24 24 24 24 24 24 24 24 24 24	<ul> <li>#CTIVATE INTERRUPTS</li> <li>WRIT FOR SOMETHING TO HAPPEN</li> <li>TRIGGER CHANGE?</li> <li>KEY HIT?</li> <li>ND - KEEP GOING</li> <li>YES - RESET</li> </ul> # NUMBER OF DISPLAYED LINES # NEXT FIELD	ĩ

•.

للر

			175			4,301,503
		3866		wer up rout)i	IC.	
	80.61 3600		PNRUP: LD	R (FIRSIC)		GET FIRST CRESETTE LOCATION
	8064 HHC3	3668	40	60.61		IS IT A JUMP??
	8066 (HM		14	Z FIRSTO		JUMP 1011 1F 50
	<b>80</b> 69 3105		LD.	SP, BEGHIN	,	
	8060	3071		SUK FILI	;	CLEAR SYSTEM RAM
	606E (EF4E	3672		A BEGRAM		ACCENT PEDICIF MAR
	0070 3700	3073	DEFI	1 56		
•.	8072-60	3074	DEFI	8.6		
	- <b>60</b> 73 (3244)	ØF 3075	1 D	(URINRE), A	;	CLEAR SHIFTER
	0076-30	3076	DEC	н	·	
	<b>60</b> 77 (440)	4F 3077	LD	(THOUT), A	;	CLEAR TIMEOUT NOTCHDOG
	eczh	K478	SYS	EH INTEC	•	
	<b>HC</b> 20	×(179	[ <i>v</i> (1	ENUSIC		
	0070	3666	DU	SETOUT		
	007E HF	.4085	DEFE	+ (NULINE+2)-	1	
	8C7F 29	.4482	DEFE	1 41		
	6C86 68	3483	DEFE	( 8		
	8085	3084	DO	COLSET		
	0082 1300	3665	DEFI	E MENRICI		
	BC84	3666	DO	HCYDNT		
	RCES	3087	EXII			
	0086 11F34	Ø 3688	LD	DE GANSTR	ï	'SELECT GIME' AS TITLE
	9089 2566	10 3689	LD	HUFIRSTO	;	RSSUME MENU STARTS IN CRESETTE
	90.80 74	<b>KU 40</b>	t₽	ft (HL)	;	GED FIRST CRESETTE BYTE
	<b>90</b> 80 23	(091	INC	HL.		
	<b>BCRE FE</b> 55	(092	CP	55 <del>H</del>	;	15 SENTINEL THERE?
	<b>809</b> 8 2893	(697	JŔ	Z, PHRUP1-\$	j	YEP - JUMP
	6092 23386	C (1994	LD	HEJ GUNENK	;	hkong - Use onborrd (ne.y
	0095	695	PHRUP1: SYST	eh henn	;	display the menu

κ.

	3097	; NAME : DISPLAY MENU AND BRANCH (N CHOICE
		; INPUT: HL = MENU LIST
		; DE = MENU TIDLE
	3160	; output: de = jitle of selection hade
		> DESCRIPTION:
	362	THE HERU LIST IS A LINKED LIST OF THE FOLLOHING FORMAT
	3463	; **********
	3164	; * 0 * NEXT ENTRY
	3466	7 * 1 * · · · · · · · · · · · · · · · · ·
	d.66	; ********
	3407	; * 2 * STRING HODRESS *
	3108	\$*3*
	3009	; *****
	3410	) * 4 * BRANCH TO ADDRESS *
	311	;*5* *
		; **********
		; THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
		; A MAXIMUM OF EIGHT ENTRYS MAY BE DISPLAYED.
		MMENU: PUSH HL
0C98 E5		
<b>0099 (D</b> \$900		
		XYRELL DEJ 16/32
<b>BCSF (1) (19(1)</b>		LD BC: 509R ; INITIAL IZE ENTRY # AND COLOR
		MMENUUL: POP IX ; FIRST ENTRY 10 1X
<b>8CH</b> 1 78	3121	LD ALB ; SELECTION NUMBER TO A
<b>RCH5</b> (1634)		
0CA7	3423	SYSTEM CHRIDIS ; AND SHOA IT

•

:

4,301,503	
STOCKED LINE I	

		177	.,
<b>8</b> CH9 (4:20)	3124	LD & '-'	) DISPLAY DASH
0C11H	3125	SYSTEM CHRDIS	
ACHD DD6683	31/6		id ; hl = string hodkess
BCHB DDGE02		LD L OXHIER	
	3128		> DISPLAY SELFCTION
	3429		/ Washing Schollton
	10100		; TO NEXT 1 INE
0053-57	(1)(1	LD D/A	1 TO NEAT LIDE
OCE/9 1E10	্র হ	ID 5,16	
(*CEI: 64	3333		; HUMP FNTRY #
BCHT DEFERT	d'76		) i hi = next entry redr
OCEF DIVEROU	66	LD L (IX+MNH)	7 7 19 5 OFAT ENTRY HEARS
	3.3		•
	31.37		•
	31.58		
6CC5 2808			; NO - JUMP BACK
		HDS POINT HL = 0.	* ) NG = JUNE DELK 7603 - 6
<b>60</b> 07-39	24.44	CANAS LA CL	⇒ HL = STACK POINTER
9CC8 C5	3142 MEND 2442	nuv nusse • VIKLI De	7 n. – Sinck Pulnick
100.9 69 69 69	3143	LD BC-MIMH	
0000	3144		; FEEDBROK RODRESS
	3145	SYSTEM GEINUM	CET ADMON
	3146		
			) HON DOES SHE LOOK?
BCDX H7	2449		FROM FROM STATISTICS (1997) CONTRACTOR (1997)
	3149	HND A JR Z, HMENU5-\$	J ZERU PHIERED?
OCD6 R8	3150	JK 231111111100,0=≯ ∩10 ⊔	J JUNE IF SU
8CD7 3886	7454	CP B JR C, MMENRIG-\$	J IN KRIKUL?
		JK U/10110,000000≫≱ - E5 G/202	; June Je Su ; Dud: Entry - Shoh ?
6CDB	3953	SYSTEM CHRD15	) dod entry + Shuh ?
BCDD 18E9		DE MACHERS	; go brick for Next Try
OCDF ES		- 1000 LU	; ou bruk for next dry ; thron out entry hrea
9CE8 D3	3156	FOR HL	<ul> <li>JURKUN UUT PINTKY PROPERTY</li> <li>DECOMMENTS OF MEANINE YOUR</li> </ul>
<b>OCE1</b> 47	3157	ΓύΓ ΡΕ. ΙΛ Βά	3 RESTORE HEAD OF HEND LJST
OCE2 LB	-	LV DIN	; NUMBER ENTERED TO B
	30.59	LD EJ(HL)	; HL = ENTRY PTR . DE = AEXT
RCF4 23	3160	110° 110° 110	J DC = DCA1
6CE5 56		LD D.(HL)	
			; COUNT DOWN TO ENTRY
BCF8 23	3163	INC HL	COUNT DURINE TO ERTEKT
6CE9 5E	3064	LD F, (HL)	
<b>BCE</b> A 23	3165	INC HL	
OCFH 56	3166	LD D, (HL)	
<b>BCEC</b> 23	3167	INC HL	
OCED 4E	34168		; go to address to ec
8CEE 23	3169	INC H	7 do 10 have 25 10 bb
BCEF 46	3170	LD B <sub>2</sub> (HL)	
ACEA FR	3171	POP H	; HL = RETURN TO PLACE
8CF1 F1	3172	POP AF	3 THRON OUT OLD PC
8CF2 (5	3173	PUSH BC	> PUT NEW PC ON STRCK
OCFIX E5	3174	PUSH HL	; and put back dummy return
			FRASS BROK TITLE ADDRESS
6CF7 FD7285	3176	LD (IY+(80), D	A THESE WITH THE HEATLESS
<b>8C</b> FR C9	3177	KET	; AND GO BHCK
		•	
	33.79 ; NAME ; 33.86 ; PUMPO		
	3186 7 PURPU 3186 7 118701		PROGRAM OPTIONS
	.3382 () 3383 ()		PT STRING HODRESS
	3183		E TITLE HORESS
	and a	ni = mini	TER MORESS

177

۰,

.

3185 ; DESCRIPTION: THIS ROUTINE REAS THE USER TO ENTER B NUMBER 3186 ; 3387 ; FIRST A MERU FRAME IS OREATED, USING THE STRING 1988 ; POINTED BT BY DE AS A DITLE . THE STRING 'ENTER' 3389 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING. 33.90 ; GETINUM IS THEN CHILLED TO INPUT THE NUMBER. FEEDBRICK 3191 ; 15 PROVIDED IN DOUBLE SIZED CHERRICIERS. 33.92 ; NOTE: \*\* THIS ROUTINE USES TWO SYSTEM LEVELS AND THE ALTERNATE SET **OCFE 15** 33193 MGETP: PUSH HF ; SAVE NUMBER OF DIGITS OCFC E5 3194 PUSH HL RCFD (5 3195 PUSH BC CALL MNCLR 0CH: (1)1960 3196 SYSSUK STRD15 ; DISPLAY 'ENTER' 6061 3197 8063 68 31.98 DELP 8 **0**064 26 3199 DEFR 32 **C**(1) DEFB 1001B 6065 69 9066 B780 3261 DEFN ENDSTG 6068 E1 612 POP HL ; DISPLAY WHAT TO ENTER 9099 203 SYSTEM STROTS 3264 POP H 6068 EI POP HF BDEC FI 346 6090 47 206 LD BA BOOE CHEI 32107 SET 6.0 ; SET LARGE CHARS XYRELL DE, 48, 48 ; LORD FEEDBRICK HOORESS 001.0 3248 901X 689 SYSTEM GETNIM ; GET NUMBER **001**5 3210 SYSSUK PHIS ; LET USER READ IT 6017 (F 3251 DEFR 15 8018 09 3212 RET 3213 ; Subroutine to clear screen for herd and throady title 6019-05 323.4 MINCLIR: PUSH DE 3215 SYSSUK FILL HID1A ODIC DEME 3216 DEFW NORMEM 601E 8861 C37 DEFN 11\*RYTEPL 8028-88 3218 DEFR 0 SYSSUK FILL 6025 3219 6023 8841 3220 DEFN NORMEM+(15+84)EPL) 3224 DEFW (NOLINE-11)\*RYTEPL 8025 4860 0027 55 CU. DEFR 55H 3223 POP HL 6028 EJ 6029 224 XYKELL DE 24.0 ; 11TLE **60**20 **66**84 3265 LD C. 61668 602E 9% SYSTEM STRDIS 3227 6030 (9 **KE**T GET NUMBER 3229 ; NAME: 3230 ; INPUT: B = DISNUM OPTIONS 1231 ; **C** = CHRDIS (PTIONS FOR FEEDBACK de = coordinates of feedback hrea XX ; he = hodkess of nhfre 10 stash number 233 ; 3234 ; DESCRIPTION: THIS KOUTTNE CAN IMPUT A NUMBER FROM EITHER THE KEYBORED OR THE HAND CONTROL. KEYBORED 25 ; 236 ; ENTRY PROCEEDS CONVENTIONNEY. GETHUM EXITS  $QQ \rightarrow$ HEEN THE EQUILS KEY IS PRESSED OR THE REQUIRED NUMBER. OF DIGITS 15 ENTERED 6.48 1 PLAYER ONE HAND CONTROL MAY ALSO BE USED TO 32.9 3 ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRIGGER (248 ) THEN ROTHTLE THE POT UNTIL. THE INVIECE YOU WISH TO C'41 ; Q42 3 HORDH TO REGISTER THE ENTRY. THE DURING THIS PROCESS Q43 5 THE REPROVED IS USED - EEPERUNED INPUT WITL OVERRIDE. 644 ;

			_		,	4,301,503	103
		18					182
	3245	1	1105	IS DOM: TO P	κŀ	vent some billed from conflusing	
	3246	;	LIKKK	Y LESKE.			
601d. 109	3247	NGE IN:	EXX	1999 - A.			
10.0 (DS40)	248		CHLL	(1.130H	į	CLEAR THE MIMBER	
10:05 41	649		1 D	C.A	j	SET ZERO DIGITS IN - POT ENGR	LED
8036 FD7E07		MGEINS :	LD		;	ENTRY COMPLETE?	
80.39 89	3451		XCR	-			
603H E63F	352						
60.00 68	3653		RFT		;	QUIT IF SU	
60:00 213600	3254		1D				
6140 F5	\$45		ны				
6041	3656			FR BBBBED	;	KANDONIZE NHILE NE KAIT	
8043	\$257			UK SENTISY			
6045 6800	3258			NUMBERS			
6047	<u>6</u> 59			uk b <b>o</b> n			
6049 4050	3260			ONUNDO			
804E (9	3261		ke T		;	nothin - loce on sendry	
0040		GNUMDER		SKYD, MGETNG	•		
604F	<b>C63</b>	ganer aver.		STG MGEINZ			
6052	264			SP6. KGF1KK			
or or		: ** NF			۲G	GOOD LIST TERMINETOR, SO HE U	5ED 11 **
		; 1R160					
<b>6055 (1</b> 8/8	3267	1			:	6-1 TRANS?	
8057 (8	3268	10040.1140.0	RET	2		NO - TGRARE	
0558 79	3269		LD	н. С	Ť		
6559 30	3070		INC		:	FRE HE FREEDY IN POT MODE?	
6058 2838	3274			 2. MGET113-\$		YEP - JUNE TO EXIT	
ED5C C879	3272			70		PO LEGE?	
BDG CH	273			NZ.		NO - 10406	
BOSH BEFF	214		LD	C. 6FFR		SET POT FLAG	
OLAGE CALLET		; P01 k			'		
CO31. 79	3276			" ዘር	:	CULT IF NOT IN POT NOOL	
6032-30	3217	164.115.21	INC:		•		
6063 CB	3278			 NZ			
CHON CO		; HON P					
60.04 D9	<u>C'80</u>	7 1643 1	EXX	10110.	:	to normal set	
0005 78	3261		LD	<del>к</del> в		SNAICH DIGITS	
60K6 09	3282		EXX	102-			
0007 FF01	3283		(P	i	:	1 PRAY TELL?	
8069 860H	3284			B. 10	•		
	3685			Z, HOETNA-A	;	JUMP 1F GOOD GRESS	
	3786			R, 160		WROUG!	
						GET CURRENT POT VALUE	
6073 57	3088		1D	D.H		RffKE 11	
6072 HF	C 89		Xúk				
8073 5F	3290			E.A.			
8074-67	3691			нн			
6075 19		NG 115:					
(D76 (F(0)	- C43			8.0	;	ADD EVERY CARRY TO AC	
(D78-27	C194		DEED				
0079 101A	3095			160.TN5-4			
6075-268m 6078-09	- C96		- EXX	4 PS15 2 1 P 5" - "E	,	BROK TO NORMAL SET	
(1070-173 (1070-77	- 3290 - 3297			(HL), A			
(b/b/1814	्रद्भवत् दुभ्वत्			104 H21-4			
447117 10111		; ht yta					
60.1 00		- 160 1160 - 160 1160			;	PUT MUN?	
त्यात्ताः स्त स्टाद्याः स्तर्भ				NZ HUE 11/-\$			
UPPERT ALLER			ΨŇ	em a strie cont a	1	····	

			4,301,503	
		183	.,,	184
6082 (09960	C462	CALL CLANUM		· 6
9085-9C	303	INC C	; set one digit so fir	
<b>80</b> 86 (14F.9	KRIMA MGE	1N7: SET 7.0	; set hot lockout	
<b>00</b> 68	<b>3365</b>	system kotasc	1	· · · · · ·
ODEA FEID	33066	CP /=/	; EQUILS TYPED?	
608C 2868	1007	JR Z MGETN9-\$	; QUIT OF EQUILS	
ODEE LEOF	346	AND OFH		
<b>80</b> 90 09	3009	EXX CHEADEN CONTAIN	. CINCT MEAT UP	determine .
8091 8093 05	3310 7744 MES	TN8: PUSH DE	; SHIFT DIGIT UP	
6094	3313 more 33312	SYSTEM DISNUM		
0021			A TRIGGER EXIT TO THEON U	IT RETURN
<b>6096</b> 01		TN9: POP DE		
8097 09	3355	EXX	; EFFEK TO NORHFE.	
8098 (9	3016	KET		
<b>9</b> 099 (5		ubroutine to clear nu Num: push bc	₩€R	
9055 C3 9059 D9	3339 U.R. 3320	EXX	; 10 NORMAL SET	
8098 E5	3323	PUSH HL		
8090 78	332	LD R.B		
6090 30	3323	INC A		
609E E63E	3324	AND 35H		
60F18 1F	3325	KRH	👉 lieu harp henorial pat	ICH82
60R1 D9	3326	EXX	; brck to ruternette set	
80fi2 4F	<u>:</u> C2?	LÐ CAR		
odals af	328	XOR A		
<b>ODFH4</b> 47	<u></u>	LD B.A		
0095 Di	330	pop de		
edhe	3004	SYSTEM FILL		
<b>90</b> 48 C3	302	POP BC		
60A9 (.9	3333	KET		
	33365 (1)	NAME: SHIFT UP		
	3336 ; )		TO SHIFT UP	
	3337 )		IN DIGITS	
	3338 ;		r to shift address	
OCHA F5		HETU: PUSH AF		
90HE 78	<u>3340</u> 7744	LD ALB		
<b>90</b> 00 30 9000 1/274	3341	ING A AND 38H		
90ff) E6.@ 90ff: 47	3342 3343	LD B/A		
6066 F1	3344	KOP HF		
6081 FD6F		FILL: KID		
608.< 23	346	INC HL		
ODHA JUHH	3347	DONZ SHETUS-\$		
<b>00</b> 1% (19	33048	kE-)		
0017 454554	15 3350 FN	IISIG: DEEM TENDER T		
60442 (46	3.61	DEFE: 6		
BOX & FARD	3.62 (1			
BDCH DXHD	363	defin finch		
6002-2813	3254	DEFN CHSTRI	; checkmate start	
ODCA BRANK	3055 50			
9006 F890	3356	DEFN PHSCB		
0008-1908 0008-4058404		DEEN SCRST		
0100000	an (∖⊡A P147	G · DEFA /GINEIGHT/		

ODCH 47554E46 3358 PHOE: DEFN 'GUNFIGHT'

ط

8002	66	3359		DEER	ម
<b>80</b> 0%	434845434	<u>((</u>	PNCH:	DEFM	"CHECKNATE"
<b>000</b> 0	66	3365		DFFR	ß
<b>9</b> 000	43454043	3362	<b>PNCRLC</b> :	DEFM	1CHLCULATOR1
60E7	661	3363		DEFE	6
<b>8</b> 0E8	53410249	3364	FNSCR:	DEFM	(SCRIBBEING)
60F2	69	365		DEFB	8
<b>60</b> F3	53454045	366	GHMSTR:	DEFM	'SELECT GRIVE'
60FE	67	3367		DEFR	628
60FF	<del>68</del>	3368		DEFR	8
1E88	58	3369		DEFR	88
ØER1	60	3370		DEFR	1181B
<b>9E</b> 62	28435928	3371		DEFH	'(C) KALLY MEG 1977'
<b>6E</b> 14	66	3372		DEFB	0
<b>ØE1</b> 5		3373		END	

TOTAL ASSEMBLER ERRORS = 0

## FITCH, EVEN, TABIN & LUEDEKA 135 S, La Salle St., Chicago, III. 60603 File 36897

	140) Z -800 1018 € Γ				OME VIDEO OPERAND		SYSTEM OMMENT	PAGE	1
		1.1.1		4.15T	s .				
				OB (F	1 714 H				
1 († 1) 1	8 - 104 <b>W</b>			٠11.	1N13				
		646	j televitete	****	***	**			
		1.97	j e ti⊟N	FIGH	F EQUATES	*			
		$(-1)^{\circ}$	1 115464	化外外外分	***	**			
		6 82	, նեհե	LGHT - I	BACKGROUNI	D JOB			
		A (0					TION, PRE-ROU		
		654	7 19041	FOR1NG	G OF CONTR	ROLS A	ND VECTOR DEL	TA CHAN	<b>IGING</b>
		652	🕠 DEATI	H, POS	ST ROUND S	STUFF (	AND END GAME		
		654	; EQUA	TES					
>0008		655	LNX	EQU	8	;	LEFT NUMBER	X	
20000		654	BSY	EQU	2	j	BANNER STRIM	IGS Y	
20088		657	RNX	EQU	136	;	RIGHT NUMBER	R X S	
>0020		658	LEULX	EQU	32	3	LEFT BULLETS	5 X	
2006		cS9	REULX	EQU	104	;	RIGHT " "		
20046		660	STMRX	EQU	76	,	SUB TIMER X		
>0020		661	GRX	EQU	44	;	GET READY X		
>0001		1.52	GRY	EQU	1	;	" Y		
>0040		663	DRX	EQU	64	;	DRAW X		
>0014		6.64	TCACY	EQU	20		TOP CACTUS Y	(	
>000		665	TTREEY	EQU	TCACY-5				
>002A		666	MCACY	EQU	42	;	MID CACTUS Y	1	
>0046		667	BCACY	EQU	70	į	BOTTOM CACTU	IS Y	

	Cr. 144	1 E.G.OF	HES .			
20008	655	LNX	EQU	8	;	LEFT NUMBER X
>0002	654	BSY	EQU	2	j	BANNER STRINGS Y
20088	657	RNX	EQU	136	;	RIGHT NUMBER X
>0070	658	LEULX	EQU	32	;	LEFT BULLETS X
>0068	$\sim S_{1}$	REULX	EQU	104	;	RIGHT " "
20046	660	STMRX	EQU	76	;	SUB TIMER X
>0020	661	GRX	EQU	44	;	GET READY X
>0001	4.52	GRY	EQU	1	;	" Y
>0040	663	DRX	EQU	64	;	DRAW X
>0014	6.64	TCACY	EQU	20	÷	TOP CACTUS Y
>000F	465	TTREEY	EQU	TCACY-5		
>002A	666	MCACY	EQU	42	;	
>0046	567.	BCACY	EQU	70	i	BOTTOM CACTUS Y
>0041	668	BTREEY	EQU	BCACY-5		
>0040	$c_{2}c_{2}$	LCACX	EQU	64	-	LEFT CACTUS X
>0058	ė.70	RCACX	EQU	88	i	RIGHT CACTUS X
>004C	671	CCACX	EQU	76	j	CENTER CACTUS X
>0048	672	WAGX	EQU	72	j.	WAGON X
>0040	673	COWX	EQU	RCACX+8	;	OTHER COWBOYS WINDOW X
	674	j.				
<u>&gt;000A</u>	675	TL INE	EQU	10	i	TOP LINE OF GUNSPACE
>0000	676	ALINE	EQU	TLINE-1		
>0050	677	BLINE	EQU	92	j	BOTTOM LINE OF "
	678	;				
>0012	679	BULVSZ	EQU	18	;	BULLET VECTOR SIZE
>0017	680	GEVSIZ	EQU	23		
>0012	681	WAGVSZ	EQU	18	j	WAGON VECTOR SIZE
	682	1				•
>0032	433	WINEND	EQU	50	j	TOP-BOTTON WINDOW BOUNDARY
					-	

			4,301,303		
	187				<b>188</b> .
(064Z4)	7.004 - 100	PLIN EQU	53 <b>*</b> 2	÷	TOP WINDOW LINE
100000	$6.3\% \pm B00$	TLIN EQU	ŬŬ	÷	BOTTOM WINDOW LINE
16016	しじん 上門	KLIN EQU	100*2	÷	LOW PRIORITY FOREGROUND LINE
	637 i				
TEFET	A DE NE	XT EQU	-1		NEXT LINK FOR QUEUES
T (ACIER	Zastz – VBa	ARM EQU	VBOAH+1	;	ARM STATE
20010	Z≥0 – VBi	DARM EQU	VBARN+1	;	LAST ARM PATTERN WRITTEN
10011	$\sim 24$ – VBI	LEGT EQU	VEOARM+1	;	LEG TIMER
10012	6.22 VBI	LEG EQU	VELEGT+1	;	LEG LINK
1001	7773 - VB	DOMP EQU	VBLEG+1	1	TIMER FOR COMPUTER CONTROL
	624 - 4-4	BITS			

# C BALLY MANUFACTURING CORPORATION APPENDIX B 1977

•

	(1//		94. 1		1 × 1	$\mathbf{X}_{\mathbf{x}}$ , where $\mathbf{x}_{\mathbf{x}}$
1 GÚC ()	619° e	Att MUP	EQU	0	;	WAGON BIT
()()() ()	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	VE a He	EQU	3	,	CHONGE STATUS BIT
0.001	11 M	名に当れ朝日	1. UU	4	;	NOT MOVING STATUS
î Çedî î	1.1084 	VI:CINT	EUU	5	1	INTERCEPTED/DEAD STATUS

	• • • • •		
	700 701	, ************************************	
	202	、 水涂水水涂涂涂涂涂涂涂	
	703	DISPLAY CLOCK AND UPDATE CT4	
17E1 F3	704	DCLOCK DI	
17E2	705	SYSSUK DECCTS	
17E4 80	706	DEFB 1000000B	
17E5 DD210D02	707	LD IX, FNTSML	
17E9 SADC4F	708	LD A, (CT7)	
17FC E7	709	OR A	
17ED 2803 17EE	710	JR Z, DCOUT-\$	
17EF 17E1 40	711 712		
17E2 07	713	DEFB STMRX DEFB BSY	
17F3 (0)	714	DEFB TIME	`
17F4 43	715	DEFB 42H	4. <sup>1</sup> .
17E5 DO 10	716	DEFW CT7	•.
17E7 AF	717	DCOUT XOR A	
17F8 1000	718	OUT (MAGIC), A	
17FA CEOE	719	LD (URINAL), A	
17ED 11-	720	EI	
17FE ( ?	721	RET	
	722	/ FIRE BULLETS	
	723	/ LEFT COWBOY	
17FF	724	FIREO SYSSUK SUCK	
1801 00	725	DEFB 11011100B	
1802 / 14F	726	DEFW LCOWB	
1804 DOAF	727	DEFW LBULS	• • •
1806 194F 1808 1902	728	DEFW BULV1+1	
1808 1909 1808	729 730	UR ZORE-\$	
1800 DC	731	FIRE1 SYSSUK SUCK DEFB 11011100B	*
1800 704F	732	DEFW RCOWB	
180F DUIE	733	DEFW RBULS	
1811 (16)臣	734	DEFW BULV3+1	
1013 6107507	735	ZORE: LD A, (IY+CBB)	
1816 L.1	7.36	OR A	
1817 CO	737	RET Z	
1818-06	738	LD A, (BC) ; GET BULIT COUNT	
1819 12	739	ŨR A	
181A CO	740	RET Z	
181B 7F	741	LD A, (HL) ; CHECK IF BULLET	IS AVAILABLE
1816 B7 1915 5 Mg	742	OR A	
1810 1009 1816 111200	743 244		
1022 42	744 745	LD DEFBULVSZ ; DELTA TO NEXT B	ULLET
1823 21	746	ΑΦΦ Η <b>Ι, ΦΕ</b> ΙΦ Α, (ΗΙ)	
1824 BZ	747	OR A	
	2.455		
The second second	241	ist 1	
	·		
		· · · ·	

189

		107			190
	1	,	1 A 11 1 ()	ME:0Y	
	11.1	$\sim 105$	1 FROM	BULLET COUNT	
1020-06	750	ZOK	LD	A, (BC)	
1550 TD	754		DEC	A	
102A 03	755		LÐ	(BC), A	
	7'.4.	) 3ET	SUB TI	MER IF OUT OF	BULLETS
10210-20010	/57		. IF:	NZ, BERASE-\$	
1524) - 4310 <b>4</b> 1	7 🗧		LŪ	A, (CT7)	-
1896-197	159		OR	A	
1001 0010	760		LD	A, 10H	
1833 2802	761		JR	Z, STSEC-\$	
1835 BE02	762		LD	A, 2	
1837 STOC <b>4F</b>	763	STSEC	LD	(CT7), A	
183A ES	7.4	BERASE	PUSH	HL	
1838 PDF5	765		PUSH	IX	
183D ÓG	766		LD	A, (BC)	
1836 I	$7 \pm 7$		L.D	L, A	
183F 2000	768		LD	H, O	
1844 20	769		ADD	HL, HL	
1842 20	770		ADD	HL, HL	; *4
1843 115802	771		LD	DE, BSY*256+RI	SUL X
1846 UI0 80076	772		BIT	MRFLOP, (IX+VE	SMR)
184A 0040	273		LD	A, 40H	FLOPED MR
1846 1994	174		JR	Z, RITB-\$	
1/34E 台	175.		XOR	Α	; NORMAL MR
	176	; NOW	POSITI	ON AND ERASE	
184F 10	777	RITE	ADD	HL, DE	
1350 100	778	,	ΕX	DE, HL	
1851	779		SYSTE	EM RELABI	
1858 #1:	780		ΕX	DE, HL	
1854 0.05	781		LD	B, 5	
1856 EL/800	782		LD	DE, 40	; INC TO NEXT LINE
1059 30FF	783	BELP	LD	(HL), OFFH	FRASE A LINE
185B 10	784		ADD	HL, DE	GO DOWN A LINE
1850 10FB	785			BELP-\$	, so bown in crite
185E 1400	786		LD	D, O	
1860 DUGEOF	787		LD		GET CURRENT ARM POS
1863 62	788		LD	H, D	OCT CORRENT ART FUS
1864 6B	789				
1865 29	720		LD		; *2
1866 19	791		ADD		; *2
			ADD	HL, DE	, *3
1867 119310	792		LD	DE, BULTAB	
1868 19 1868 FP	793 20 <b>0</b>		ADD	HL, DE	; -> BULTAB(ARM)
	794		EX	DE, HL	. DC /
1860 01 1	7.5		POP	BC	; BC<==IX
1860 FT	2.96		POP	HL	; BUL [STAT]
184E F5	797		PUSH		SAVE FOR ACTIVATE
186F 23	798		INC		; BUL [DEL TIME]
1870 3601	799		LD	(HL), 1	A MAKE BULIT JUMP OUT
1872 23	800		INC	HL	; BUL (DEL XLOW)
1873 03	801		INC	BC	; COW [STAT]
1874 03	302		INC	BC	; COW EDEL TIME]
1875-03	803		INC	BC	; COW EDX LOD
1876 CDD319	804			PUTVEC	
1879 63	10014		INC	BC	; COW EXCHK]
187A 0 :	: :06		INC	BC	; COW EDY LOJ
1971: 73	1:07		INC	HL	; BUL EXCHKI
1870 3601	808		LD	(HL),1	I LIMIT CHECK
187E 23	809		INC	HL	; BUL CDY LOJ
187F CDD319	810		CALL	PUTVEC	
1882 E1	811		POP	HL	; BUL [STAT]
1883 3680 ·	812	•	LD	(HL), 80H	ACTIVE
1885	813			IK BMUSIC	
1807 124F	814			MSTACK	
1882 01	815			00000001B	JUST NOISE
188A DB1F	816			GUNSHOT	
1880 09	817		RET		
	818	TAKE		BREAK	
1880	819	PISS:		PIZBRK	SEE IF I CARE
188E	820		D0	MRET	, June 1, a Grantin
- 1-1-1 <b>%</b> -		; CONVE			
188F D021614F	822	JOYO	LD	IX, LCOWB	
1898 1004 .	822 823	0010	JR	PJOY-\$	
1895 DD:1784	824	JOY1	LD	IX, RCOWB	
	825			JOYSTICKS	
				outer tenne	

LD C. (IX+VBMR) 1899 10 200 826 PJ0Y: 1800 110000 1896 110000 LD DE,128 327 HL,128 LE 828 ; COMPUTE DELTAS SYSTEM MSKTD 829 1362 LD (IX+VBDYH),H 1864 500109  $\otimes 30$ STHN (IX+VBDYL),L 1807 041508 LĐ 831 (IX+VBDXH), D 18AA DE0204 832 LD (IX+VBDXL),E 10AD D01303 LD 833 1880.65 RET 234FFOT1: IX, RCOWB 18B1 DD21784F LD 835 ; POT MUST BE FLOPPED CUZ LD A, B 18B5 78 836; ARM IS FLOPPED 837 CPL 18B6 7F 1887 1005 PP01-\$ JR 838 IX, LCOWB 1889 DDU1614F 839 FPOTO: LD 840 LD A, B 12ED 78 ; CONVERT POT AND STORE 841 AND OEOH PPOT 84218BE EARD RRCA 843 1800 OF 844 RRCA 1801 OF 845 RRCA 1802 OF RRCA 1803 OF 846 OEH · CP 1804 FFOE 847 JR <sup>†</sup> NZ, KART-\$ 848 1206-2002 ; IF KNOB=7 THEN SET TO 6 A, OCH LD 849 1008 OF 00 (IX+VBARM), A ; SET ARM POSITION 850 KART LÐ 190A 00170F 851 RET 13CD C2 ; CHECK IF BULLET HIT ANYTHING 852 A, (IX+VBSTAT) 1SCE DESP01 953 HITCHK: LD 060H 854 ΑΝΓι 1801 F/AO ; CHECK ONLY IF BLANKED 1803 FF20 CP 20H 855 JR Z, HIT-\$ 18D5 280E 856 A RETURN IF NOT BLANKED YET RET NC 857 1807 00 VECLAT, (IX+VBXCHK) 18D8 DICTO75E 858 BIT 859 RET 7 1800.08 (IX+VBSTAT), 0 ; BULLET HIT WALL 1800 DD340100 860 LD. (IX+VBXCHK), 1 ; SET LIMIT CHECK 18F1 DD360701 861 LD ::4.2 RET 10111-0.0 A, (IX+VBXH) ; CHECK WHAT PART OF SCR ITS IN 1017.0102.020 (663) HI C. 1.10 -CP WAGX 6:44 15019 115465 NC, HIT1-\$ • JR LODE SOOE 865 (IX+VETIME), 2 ; MAKE IT JUMP OUT LD 18FD DD360202 866 (IX+VESTAT), SOH ; RE ACTIVATE 18F1 DTC340180 867 LD HL, BULLMT LD 1865 21861D 848 SYSTEM VECT 269 18F8 18FA 0.9 RET 870 (IV+VESTAT),0 ; BULIT DIES FROM WAGON ON 18FR 00360100 18FF FF58 871 HIT1: LD RCACX 872 CP NC, HIT2-\$ JR 873 1901 3010 LD A, (WAGUN) 874 1903 GA904F ; IS IT A CACTII? Α 1906 87 875 0Ŕ. ; NOPE ITS A WAGON RET NZ 1907 00 876 ; LOAD X E, CCACX 877 LD 1908 1640 878 ; ERASE OBJECT BULLET HITS 879 ERASE LD D. (IX+VBYH) ; D,(IX+VBYH) ; LOAD Y 190A DD560B DEC D 880 1900 15 SYSSUK RELABI 190E 881 DEFB O 1910 00 882 DE, HL ЕX 883 1911 FF DE, -41 LD 1912 11D7FF 884 B. 0 885 LD 1915 0600 A, (HL) 1917 75 ELOP LD 886 ; ZERO THE SCREEN BYTE 1918 70 (HL), B 887 LD INC ΗL 1919-23 888 (HL) 191A B6 889 0R (HL), B LD 390191B 70 891 ADD HL, DE 1910-19 NZ, ELOP-\$ JR 892 191D 20FS RET 191E C2 823 ; GUNFTR SAPCE RCACX+8 894 HIT2: EP. 1920 FF40 NC, DIE-\$ JR. 895 1922 3000 896 LD E, LCACX 1924 1F40 BIT MRELOP, (IX+VBMR) 897 1926 DUCB0076 5 A. NZ, ERASE-\$ 898 JR 192A 20DE E, RCACX 1920 1658 1920 180A 899 I FE ERASE-\$ JR 900

		193		4,301,503		194	
1930 DDCE0076	901	DIE:	BIT	MRFLOP, (IX+VB	MR) ;	WHO DIED?	
1934 2800	902	L.' & L	JR	Z, DLEFT-\$			
1936	903			UK SUCK			
1938 DD 1938 (145	904 905			11011101B LCOWB			
1939 AL4F 1938 08	200 206		DEFB				
1930 BUIE	907			TAPS			
193E 044F	208			RSCORE			
1940 1000	909 910	DLEFT	JR	DIE1-\$ UK S <b>UCK</b>			
1942 1944 DD	911	1.1.2.7 1		11011101B			
1945 784F	912		DEFW	RCOWB			
1947 64	913		DEFB				
1948 C11E	914 915			FUNERL			
1940-024F 1940-00061106	916	DIE1:	LD	(IX+VBLEGT), 6	SE SE	T FIRST CELL TIME	
1950 DD361284	917		LD	(IX+VBLEG), KI	L1. AN	D. OFFH 3??	
1954 DD340168	918		LD .	and the second		KILL THE SOB	
1970 DEVEOR	212		LD	A, (IX+VBYH)	; WH	ERE TO WRITE GOT ME	
17731: 15500) 172510-11-1-3	- 1990 - 1994		SUB CP	8 11.1NE+9			
1254 3002	222		JR	NC, DIE4-\$			
1961 0620	923		ADD	A, 32			
1963 57	924	DIE4	LD	D, A	; LOA	DY	
1964 1966 2B	925 926		DEC	EM INCSOR HL			
1967 7E	927		LD	A, (HL)	; FIE		
1968 FF05	928		CP	5	; INC	IF LESS THAN 5	
196A CEOO 1960 77	929 930		ADC LD	A, O (HL), A			
1 200 - 77	931	; PLAY	DEATH				
196D 60	932		LD	н, в			
196E 69	933			L,C			
196F DD21124F 1973 3FC0	934 935			IX, MSTACK A, 11000000B			
1975	936			EM BMUSIC			
1977 OFOC	937		LD	C, LARG2			
1979 01061F 1970 FB	938 939			HL, GOTME		-	
1970	237 940			EM STRDIS			
197F	941			UK PAWS			
1981 FA	942		DEFB				
1982 9F01 1984 39DE4F	943 9 <b>44</b>		LD LD	A, 1 (SEMI4S), A	; SET	FLAG0	
1987 09	945		RET				
	946			UP THE CACTII		OP TO SCORE	
	947 948			OPP PLAYER UP Y OF Y POSITIO			
1988 21F8 <b>1E</b>	949	FIELD:	LD			CACTUS PATTERN	
1988 F5	950		PUSH				
1980 3608 1986 7019	951 952		LD OUT	A, 1000B (XPAND), A			
1990 F1	952 953		POP	AF			
1991 FF01	954		CP	1			
1993 52	955		RET	C			
1994 FF04 1996 2003	956 957		CP JR	4 NC, TCAC-\$			
1998 (10819	958			CACW			
1998-00	959	TCAC	INC	BC			
1990 FF02	960 574		CP	2		_	
199E 108 199F FF05	961 962		RET CP	C 5		-	
19A1 0003	963		JR	NC, MCAC-\$			
19A3 (UC819	964			CACW			
19A6 FLO3	965	MCAC	CP	3			
19AS FR. 19A9 (3	966 967		RET	C BC			
19AA 00	968		EX	AF, AF'			
19AB OF ST	969 070		LD		; ACT	IVATE WAGON	
19AD 0 104F 19BO 00	970 971		LD EX	(WAGON),A AF,AF1			
1981 000819	972			CACW			
12B4 EL04	973		CP	4			
1986 100	27 <b>4</b> 975		RET	C BC		1	
1967 03	975		INC	BC			

4,301,503

A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR A CONTRACTOR A CONTRACTOR A CONTRACTOR A CONTRACTOR A CONTRACTOR A

			4,301,503	3
a		195		196
19108-041091 1910-15			LD HL, TREE PUSH AF	
1940 - 1000 1940 - 1000	977 973		LD A, 1100B	<u>,</u>
1906 10:19	979		OUT (XPAND), A	
1900 F1	980		FOP AF	
1901 CDC81			CALL CACW	
1904 FE05	982		CP 5 DET C	
1906 D8 1907 03	983 98 <b>4</b>		RET C INC BC	
1903 65	285 285	CACW:	FUSH AF	
1909 05	986		FUSH DE	
190A 0A	987		LD A, (BC)	
19CB 57	988		LD D,A	EXCONDOMATIC
1900 3E08 190E	989 990		LD A,8 System Writp	; EXPANDOMATIC
19D0 D1	991		FOF DE	
19D1 F1	992		POP AF	
19D2 C9	993		RET	
	994		EL X, Y INTO BULLET	
19B3 1A 19 <b>B4 7</b> 7	995 996	PUTVEC	LD A,(DE) LD (HL),A	; TABLE (D LO] ; BUL (D LO]
1905 13	29 <b>7</b>		INC DE	TAB [D HI]
1906 03	998		INC BC	; COW [D HI]
19D7 23	999		INC HL	; BUL [D HI]
19D8 tA	1000		LD A, (DE)	
1909 77	1001		LD (HL),A	
19DA 23 19DB 13	1002		INC HL INC DE	; BUL [LO] ; TAB [HI]
19DC 03	1003 1004		INC BC	; COW [LO]
1900 3600	1005			
19DF ៈ	1006		INC BC	COW EHI3
19E0 23	1007		INC HL	; BUL (HI]
19E1 OA 19E2 FB	1008 1009		LD A, (BC) EX DE, HL	
19E3 86	1010		ADD A. (HL)	· · · · · · · · · · · · · · · · · · ·
19E4 EB	1011		EX DE, HL	
19E5 77	1012		LD (HL),A	; BUL [HI]=COW [HI]+TAB [HI]
19E6 13	1013		INC DE	; TAB (D HI)
19E7 C2	1014	. č. 60 - 5	RET	
L MESS	1016 1017		GHT START OP ROUTIN SYSSUK GETPAR	NE (UNCE FER GAME)
P#Fir 410.	101::		DEEW MXSCR	
1986 - 91	to 12		DEFE 84H	
19ED E44E	1020		DEFW ENDSCR	
19EF 31064  19E2			LD SP, STACK	
19F4	1022 1023		SYSTEM INTPC DO FILL	
19F5 OMAE	1024		DEFW STACK	
19E7 0400	1025		DEFW CT7-STACK	
1982-00	1026		DEFB O	
19FA 19FB 02	1027		DO SETB	
19FC F84F	1028 1029		DEFB 2**GSBSCR DEFW GAMSTB	
19FE	1030		DO SETOUT	; SET UP GAME PORTS
19FF B8	1031		DEFB BLINE*2	; BOTTOM LINE - VERT BLK
1A00 D/-	1032		DEFB RCACX/4+0COH	
1001 00	1033		DEFB 8	; INMOD
1A02 1A03 C7+0	1034 1035		DO COLSET DEFW GFCOLS	
1805	1036		DO BMUSIC	; PLAY STREETS OF LOR
1A06 ( 1F	1037		DEFW MSTACK	
taos ro	1038		DEFB 11000000B	; ON VOICE A
1009 601E	1039		DEFW HOME	
140B	1040 1041	; ****	EXIT	
	1042		A ROUND START UP RO	OUTINE
	1043	j #*#**		
TAOC FR	1044	STRND:	DI	
160D	1045		SYSTEM INTPC	
1005	1046	; INIT	HANDLES, BULLETS, TH	MERS
1A0F . 1A10 D01F	$1047 \\ 1048$		DO MOVE DEFW CTS	
1012 0000	1048		DEFW 12	
1A14 CE LD	1050		DEFW SINIT	
	1051	3 COLOR	BANNER	
1616	1052		FILL? NORMEM, BYTE	FL*ALINE, OFFH

			4,301,503
		, 197	198
	1056		SE SCREEN
IAIC	1033		FILL? NORMEM+BYTEFL*ALINE, BYTEPL*(BLINE-ALINE), 0
	1055		TT VECTORS
1622	1056		FILL? STRRAM, ENDRAM-STRRAM, O
	1057		I SCORES
1028	1058		DO SUCK
1629-10	1059		DEFB 00010000B ; IX
1A2A (4062	1060		DEFW FNTSML
1820	1041		DO DISNUM
1020-00 1020-02	1062		DEFB LNX
162E 00 162E 00	1063		DEFB BSY
1A30 C4	-1064 -1065		DEFB TIME DEFB OC4H ;ZERQ SUPRS,SMALL
1031 A24F	1066		DEFB OC4H ; ZERO SUPRS, SMALL DEFW LSCORE
1A33	1067		DO DISNUM
1A34 🔗	1068		DEFB RNX
1635 03	1069		DEFB BSY
1A36 OF	1070		DEFB TIME
1637 64	1071		DEFB OC4H
10700-074F	1070		DEEM RECORE
1.5	1073	a + HtC.,	E LOR END GAME
10.00	1074		DO REALL
1A00 (1011) 1A00	-1075 -1076		LEFW ENDGAM TEXT GETRDY, GRX, GRY, LARGE
1043	1077		EXIT
1A44 AF	1078		XOR A ; SET UP WAGON
1A45 32904F	1079		LD (WAGON), A ; STOP WAGON
	1000	; PUT I	UR FLAY FIELD:
1A48 SAA14F	1081		LD A,(RFIELD) ; NUMBER OF CACTII
1048 1F58	1082		LD E, RCACX ; RIGHT CAC COLUMN
1A4D 01021D 1A50 0D8819	1083		LD BC, RFTAB ; POSITIONS TABLE FOR CACTII
1A53 3AA54F	1084 1085		CALL FIELD ; PUT THE CACTII UP
1A56 1E40	1086		LD A,(LFIELD) LD E,LCACX
1A58 018010	1087		LD BC, LFTAB
1A5B CD8819	1088		CALL FIELD
	1089	INIT:	IALIZE Q POINTERS
1ASE BE4E	1090	INITO	LD A, LCOWB. SHR. 8
1A60 32144F	1091		LD (WRITQ+2),A
1A63 32174F	1092		LD (VECQ+2),A
	1093	; SET U	JP VECTORS SO COWBOYS WALK OUT
1A66 DD21614F 1A66 DD360010			LD IX,LCOWB ; LEFT COMBOY VECTOR
1A6E 21154E	1096		LD (IX+VBMR),10H LD HL,VECQ
1A71 0D341D	1097		CALL COWINT
1A74 DD21784F			LD IX, RCOWB ; RIGHT COWBOY VECTOR
1A78 DD360050	1099		LD (IX+VBMR), 50H
1A7C CD341D	1100		CALL COWINT
1A7F 3A904F	1101		LD A, (WAGON) ; IF WAGON IS ON
1A82 B7 1A83 2810	1102		OR A
1A85 00218F4F	1103		JR Z,MIDC-\$ LD IX,WAGVEC ; THEN ACTIVATE WAGON
1AS9 DE360010			LD IX,WAGVEC ; THEN ACTIVATE WAGON LD (IX+VBMR),10H
1A8D 00360C03			LD (IX+VBYCHK), 3
1A91 DDC10840	1107		LD (IX+VBDYL), 40H
1495 00060648			LD (IX+VBXH),72
1A99 0D360B0A			LD (IX+VBYH), TLINE
	1110		CALL ADDTQ
	1111		JR BORG-\$
	1112 1113	MIDC:	
	1114		OUT (XPAND),A SYSSUK WRITP ; ELSE PUT UP A CACTUS
	1115		SYSSUK WRITP ; ELSE PUT UP A CACTUS DEFB CCACX
	1116		DEFB MCACY
	1117		DEFB 8 ; EXPAND
1AAR FO1E	1118		DEFW CACTUS
	1119		ALIZE BULLET VECTORS
	1120	BORG:	LD DE, BULVSZ
1ABO DD21184F :			LD IX, BULVI
	1122 - 1123 -		LD BC, 4*256+20H
	1123	BULLP	LD A,2 CP B
	1125	evel (*	JR NZ, TIYU-\$
	1126		
1APE 007100 1	1127	TIYU	LD (IX+VBMR),C
1AC1 DD360701 1	1128		LD (IX+VBXCHK), 1

					4,301,503		200
		199			1 7 State 10 State 10 State 10 State		200
	TACS BERGOOS. TACS BUILD	1122 [130]		ED ADD	(IX+VEYCHK),3 IX,DE	)	
					EULLP \$		
		11.12	a FIRE U			<i>.</i> .	
	TACE BUID	1133		LD	A, INTTEL. SHR. I, A	8	
	1ACE ED47	1134 1135	i	LD IM		DONE IN	N MENU
	1AD1 3F78	1136		LD	A, LERVEC. AND.		
	1003-1000	1137		OUT	(INFEK), A		
		1138	; *** 		WALK OUT		
		1132 1140	; ###	WBOTS	WHEN OUT		
	1005	1141	WALK	SYSSU	IK PAWS		
	1AD7 64	1142		DEFB	100		
	1ADS FR	1143		DI LD	IX, FNTSML		
	1AD9 DEC10D02 1AD9	1144			MINTPC		
	1111.	1146	/ ERASE		EADY		
	175T0F	1147		00	BLANK		
	1650 1.	1148		DEFB			
	JART OF TARR NE	1149 1150		DEFB			
0	1AF2 0400000			XYDEF	W (GRX/4)+400	OOH, GRY	
	1057	1152			DRAW, DRX, GRY,	LARGE	
	1 AETE	1153		DO nece	CHRDIS LBULX		
	100E 01 100E 01	$\frac{1154}{1155}$		DEFB			
	1600 01	1156		DEFB			
	16F1 F3	1157			OBBH	; BULLI	
	1002 1003 (1016	$1158 \\ 1159$		DO DEEW	MCALL BULRIT	; 5 MOI	
	1085	1160		DO	SUCK		
	16EA 01	1161			000000001B		
	16E7 65	1162			REULX		HE RIGHT ONES LAY FIRST ONE
	1663	1163 1164		DONT	CHRDIS MCALL		THE OTHER 5
	16F9 16F6 5 40	1165			BULRIT		
	10FC	1166		DO	FAWS		
	TAP TO THE	1167		DEFB			
	LAFE GU	1168 1169		DO DEFB	BLANK		
	11.00 00	1170		DEFB			:
	11:01 EF	1171			OFFH		
0	-1862 (0.000000) -1860	1172		EXIT	W (DRX/4)+40	JOH, GRY	
	Date	1125	; # R K h <del>M</del>	CVII			
		1126	FIGUN	JUQP I	JURING ROUND		
		1177				ORS AND	CHECKS BULLETS
	1007 1809	1178	L008.	D0	EN INTEC SENTRY		i.
	1807 180A 1402	1180			ALKEYS		
	1BOC	1181		DO	DOIT		
	1ROD 381B	1182		DEFW	DTAB		
	1 BOF	1183		C V I I			
		1185	; CHECK				
	1B10 DD21184F 1B14 111200	1186	DEATH	LD LD	IX, BULV1 DE, BULVSZ		
	1B17 0404	1188		LD	в, 4		
	1B19 C5	1189	LPPP2	PUSH			
	1B1A DS	1190		PUSH	DE HITCHK		
	1818 CDCE18 1816 D1	1191 1192		POP	DE		
	1BIE CL	1193		POP	BC		
	1820 8059	1194		ADD	IX, DE	, rupe	K IF DEATH MODE
	1822 CGBC4E 1825 SD	1195 1196		LD DEC	A,(SEMI4S) A	, onet	ns ar anarrinn fromba
	1876-200E	1196		JR	Z,LOOP-\$		
	1B28 100F	1198			LPPP2-\$		
	1026 1000	1199 1200		JR	L00P-\$		;
	1820	1200	; ENDRND	EXIT			
	1870 COA	1202		JP	STRND		
		1203	,				4 - 4

	20	01		4,301,503
1830 - Marsaf 1833 - Curr 1835 - Cu 1834 - Cu	1204 1205 1206 1207	ENDGAM:	BIT RET	A, (GAMSTB) GSBEND, A Z EM QUIT

1007 1008 1008 1008 1008 1008 1050	1220 1721 1722 1223 1223 1224 1225	BULRIT	DONT DONT DONT DONT	CHRDIS CHRDIS CHRDIS CHRDIS CHRDIS
1850	1225		DONT	MRET

.

••

	1227 . *******
1850 os	1000
185E D9	
1BSF DDF5	EAA
1B61 3F78	
1860 Deep	1233 BEGINT: LD A, LFRVEC. AND. OFFH ; ESTABLISH TICKS INT
1865 18361 1865 1868	
1867 UCOF	1235 LD A, LFRLIN
	1236 OUT (INLIN), A
1865 - 1124E	1237 LD HL, WRITQ ; GET FIRST WRITE Q ENTRY
18AC LINELD	
1B4F (1)/91D	1239 CALL DELQ ; DROP FROM WRITE Q
1872 (J	1240 XOR A
UBZG TOPPOF	1241 LD (URINAL), A
1B76 TOP PO14	1242 BIT VBSWAG, (IX+VBSTAT) ; WAGON?
1876 Pole	1243 JR NZ, GFWRT1-\$ ; JUMP IF YEP
	1246 ; GUNFIGHTER - BLANKETH HIM
1870 110514	
1874	LO DE THOM ; LUAD BLANKING PARMS
1881 18	CALL BLANKER
1883 046442	1040 HILEGO, SHR, 8 ; WRITE LEG PATTERN
11877 (c	1740 C, (IATVBLEG)
1 B/57 - 24	
1 (650):	
	1252 : LE CUNETCUTES PARTY ; AND WRITE LEG
URBA DECROIAE	
1 BRF 000	1254 TOTAL STATUSSIAL)
1890 - COR10	JUMP IF SO
1B23 4.500	LUCKUP ARM PATTERN
1895 DUGEOF	
110500 100	
1800 51	
1896 T	
1891	
16:20 (1)	1261 LD D. (HL)
1690	1262 EX DE, HL
18°F LIG1E	1263 SYSTEM VWRITE ; WRITE ARM PATTERN
1PAC 1996	L264 LD HL GEBODY LOOD DODY DATED
••••	JR GFWRT2-\$ JOIN MAGON HOTTO
1804 11-016	A A A A A A A A A A A A A A A A A A A
11:07	1267 GEWRT1: LD DE, 1604H ; LOAD WAGON SIZE
1007 21401F	SYSTEM VBLANK
TTALL CLARENCE	1269 LD HL, WAGPAT

					4,301,503	<b>A A A</b>
		203	ł.			204
1560		1270	GEWRT2:	SYSTE	M VWRITR	; NOW WRITE
		1271		LD	(IX+VBOAH), D	
-		1272		LD	(IX+VEOAL),E	
		1273	GEWRT3:	LD	HL, VECQ	; ADD VECTOR TO VECTOR Q
11:1:1	11691116	1.24			ADDTQ	
		1777		POP	IX ALL	
1410		1276		EX	AF, AF	
11:1:1)		1277	EIRE	EXX EI		
1886	• •	1278 - 1279 -	CINC	RET		
168F		1280	GEWRTS:	LD	HL, NULPAT	
	10F7	1281		JR	GFWRT2-\$	
110.	1	1282	; ******	*****	****	**********
		1283	; * GUNF	FIGHT	LOW FOREGROU	IND ROUTINE *
		1284			****	**********
ា ហោក		1285	GFLFR:	PUSH		
1804		1286		PUSH		
1807		1287 1288		PUSH		
1608	1013 1013	1289		PHSH	IX	
1404 5	THE ST	1290	; BUMP "	TIME	SASES OF ACTI	VE OR INTERCEPTED VECTORS
110010	21124F	1291		LD	HL, BULV1+VBS	
	111100	1292		LD	DE, BULVSZ-1	
	$C_{2,2} \leftrightarrow 1$	1293		LD	в, 4	
) ២០ ដ	: 1:: 1 <b>:</b> :	1294			TBUMP	; SKIP LINK FIELD
រូបរាស		1295		INC	HL of Hold 7 1	; SKIP LINK FIELD
	(EL.00	1296		LD	DE, GEVSIZ-1	
	i de la companya de l	1297		LD	B,3 TBUMP	
1116	i(1643-110)	1298	· LOOP ·	CHEE TO UN	JRITE, THEN W	RITE ALL 4 BULLETS
		1299 1300		IRST.	A WORD TO OL	JR SHIFTER
TEDE	٥I	1 301	1 DOI 1	XOR	A	
	1. THE	1302		LD	(URINAL), A	
	(	1303		LD	в,4	
1005	16 (184 <b>F</b>	1304		LD	IX, BULVI	
		1305	; UNWRI		IS GUY?	(DOTAT)
	1e e0176		WRBUL1:		VBBLNK, (IX+V	JUMP IF NOT
	- 1 - 1 - 1	1307		JR	Z,WREUL2-\$ H,(IX+VEOAH)	
	DE OE	1308 1309		LD LD	L, (IX+VEOAL)	
	14 (00) (19)(10)	1310		ւն	A, (IX+VBARM)	; GET LAST MR
	t februar	1311		οŪΤ	(MAGIC), A	
	i ta ch	1312		LD	(HL),0C0H	; UNWRITE BULLET
1111	18 : 00186	1313		RES		VESTAT) ; CLEAR BLANK BIT
		1314	; SHALL	WE W	RITE THIS GUY	1?
1 Č Č K	ETHE BOTZE		WREUL2:		VESACT, (IX+)	VBSTAT)
10.01		1316		JR	Z, WREUL4-\$	
	. 19	1317		LD		
	5 DF 14 O&	1318		LD LD	E, (IX+VEXH) A, (IX+VEMR)	
11 CO 11 CO	- DE 1-50 -	1319 1320			EM RELABS	
	THE OF	1321		LD	(IX+VEOAH),	D
	L 140 I 40E	1322		LD	(IX+VEOAL),	
	Ed. OF	1323		LD	(IX+VEARM),	A ·
-	λ , L α⊨ <b>1.0</b>	1324		LD	HL, NORMEM-SI	CREEN
1015		1325		ADD	HL, DE	
24ET F		1326	DIFER	EQU	URINAL-SCREI	ENTNUKMEM
1016		1327		ĽD		•
1011		1328		EX	DE, HL (HL), OCOH	
	n Tulkov 2. <b>T</b> :2	1329 1330		LD OR	A	
	2 192 2 4011	1.330		JR	Z, WRELLIG-\$	; JUMP IF NOT
				RES	VESACT, (IX+	-VESTAT) ; KILL ACTIVE BIT
	<ul> <li>Dra 13041 E</li> </ul>			SET	VESINE (IX+	VESTAT) ; SET INTERCEPT BIT
10.2	5 0000000000000000000000000000000000000	1 :34	WRDULS:	S€.T	VBBUNKJ (IX+	VESTAT) ; SET BLANK BIT
		1335				CTOR, LOOP BACK IF NOT DONE
	111200	1336	WREUL4		DE, BULVSZ	
	4 0012	1337		ADD		
1ើិ	4 4001	1338	. ocr (	UUN. NEVTU	Z WRBUL1-\$ Pattern to WB	RITE, AND SCHEDULE HIM
	11245	1339 1340	J OE I I	ייגשא נו	HL, WRITQ	VALUES FILLS CONTRACTORIA FLATT
	コーン1124E  コートレポコル	1340			_ FIRST	
	го низаано Г. 2012	1342		JR	Z, WRBL5A-\$	; JUMP IF EMPTY Q
	0 3E7A	1343		LD	A, WRTVEC. AN	ND. OFFH ; SET FEEDBACK REG
	2 <b>F</b> COTI	1344		OUT		

205. 206 1044 DD7E0B 1345 LD A, (IX+VBYH) ; WHICH WINDOW TO USE? 1047 FE32 1346 CP WINEND COMPARE TO WINDOW BOUNDARY . 1042 0000 1347 LD A, BOTLIN ; ASSUME BOTTOM LINE 1040 000 NC, WRBULS-\$ ; JUMP IF GOOD GUESS 1348 JR ; WRONG - USE TOP ; SET LINE REGISTER 1040 0.3 A, TOPLIN 1349 LD 10.45 0.56 1350 WRBULS: OUT (INLIN), A 1653 01 1.351ΕI 1352 > LOOP THRU VECTORING THOSE DAMN BULLETS 105 DD. 1184F 1353 WRBL5A LD IX, BULV1 1052 - 5204 1058 - 54 10 1354 LD B. 4 1355 LD HL, BULLMT # HL = BULLET LIMITS TABLE 1618:001200 1356 DE, BULVSZ LD. 1057 Table017E 1357 WRBULG: BIT VBSACT, (IX+VBSTAT) ; ACTIVE BULLET? 107... 1358 Z, WRBUL7-\$ 6.60 JR. 107.4 1352SYSTEM VECT 104 - 00 CO75E 1360 BIT VECLAT, (IX+VEXCHK) ; DID Y HIT EDGE? 10755 2004 Z, WRBUL7-\$ ; NOPE 1361 പട VBSACT, (IX+VBSTAT) ; DEACTIVATE BULLET IX, DE 1073 DOLLOIDE 1362 RES. 10.255-1464-6 1063 WREUL7: ADD DUNZ WRBUL6-\$ 107 しまみ : LOOP BACK 1364 > NOW PUT SOMETHING ON THE WRITE Q 1365 1174 Same 1366 LD B, 2 > MAX 2 TIMES THRU 1776 - 1114F HL, VECQ 1367 1.0 1070 STOLDER GVECT: 1368 CALL FIRST **J GET VECTOR Q ENTRY** 1626 CALCHE 1.7.9 Z, GVECT4 ; JUMP IF Q EMPTY JP . 1075 016 210 ; DROP FROM VECTOR Q 1370CALL DELQ 169, 11. 1371 ΕI WAGON? 1372 100 100 100144 1373 BIT VBSWAG, (IX+VBSTAT) 10070-07110 1374 JP NZ, GVECTS ; JUMP ON WAGON 1075 > DEAD? LCCO DU LOTOE 1376 BIT VBSINT, (IX+VBSTAT) 10:11 1377 JR NZ, GVECT1-\$ ; JUMP IF DEAD 1378 J ZERO VELOCITY? 10.555 0.0366 A, (IX+VBDXL) 1372 1.0 105 110 504 1380 OR(IX+VBDXH) 10.97 14005664 1391 0R (IX+VEDYL) 18.900 1004/2009 1382 0R (IX+VEDYH) 1020 1017 1020 1017 1383 NZ, GVECT1-\$ ; GVECT1 IF NONZERO 18 1384 LD (IX+VETIME), A ; ZERO TIME BASE 1061 140 100166 1385 VBSNOM, (IX+VBSTAT) ; ALREADY STATIONARY? BIT 10010-00-20 1386 JR NZ, GVEC3A-\$ 1387 ; SET STATIONARY LEGS 1007-1605-124E-1009 (IX+VBLEG), LEGO, AND, OFFH LD SET VBSCHG, (IX+VBSTAT) ; SET CHANGED SET VBSNUM, (IX+VBSTAT) ; AND STATIONARY JR GVEC3A-\$ ; JUMP TO ARM CHECK 14 (NL 146 (2011)EC 4 (0.27) 16aF (160 1001E& 1320) 10103-10.00 1391 1392 ; NOVING GUNFIGHTER 1393 : VECTOR 1394 10B5 248710 GVECT1: LD HL, GUNLMT ; LOAD OF LIMITS 1088 1395 SYSTEM VECT 10.044 (20.460) ; JUMP IF HE DIDN'T MOVE 1396 JR Z, GVECT2-\$ SET VBSCHG, (IX+VBSTAT) ; SET CHANGED BIT RES VBSNOM, (IX+VBSTAT) ; CLEAR NOT MOVING STATUS 1010 Ho DOLDE 1397 1000 DB B01A6 1398 1399 > NEED WE GO TO NEXT CELL IN ANIMATION SEQUENCE? 1400 GVECT2: LD 1004 DD7011 A, (IX+VBLEGT) ; A = ANIMATION TIMER 1007 91 SUB SUBTRACT TIME BASE 1401 C 1008 F20A1C P. GVECT3 1402 JP ; JUMP IF NOT COUNTED DOWN ; GET NEXT CELL 1403 1000: DD/F12 1404 LD E: (IX+VBLEG) ; GET LINK D. LEGO. SHR. 8 ; SET H. D. PART 100E 1. HE 1305 LD 1010 1-1406  $A_{1}(DE)$ ; A = NEXT L D 10101-010112 1407 LD (IX+VBLEG), A STEP TO TIMER 10101 1408INC DE A, (DE) GET NEW TIMER 1010 - 14. 1409 LD VBSCHG, (IX+VBSTAT) ; SET CHANGED BIT 1016-10-10010F 1410 SET 1411 GVECT3: LD (IX+V 1412 ) DID ARM CHANGE? 10165-00-011 (IX+VBLEGT), A ; STORE BACK TIMER TORCHS FOR 1463 GVECSA: LD A, (IX+VBARM) (IX+VBOARM) ; COMPARE TO OLD ARM Z, GVEC3B-\$ ; JUMP IF NO CHANGE 10100 1200 10 1114 CP 1013 3000 1415 JR: TEES THE MADE 1414 SET VBSCHG, (IX+VBSTAT) ; SET CHANGED BIT 1012 11 110 1417 LD (IX+VEOARM), A ADD ITEM TO WRITE Q? 1418 10F0 DF DOIDE 1419 GVEC38: BIT VESCHG, (IX+VESTAT)

	20	2		4,301,503			: .	208	
16100 2000	1420		JR	NZ, GVECT6-\$	;	YES G	VECT6		
	1421			- LINK TO VECT	OR	Q			
1013 - 2014:00F 1015:00:00:00F	1422 14⊇3		LD MALL	HL, VECQ ADDTQ					
10100-00	1424		DEC	B					
10120 210	1425		JP		; \$	SUB F	OR DJN	Z	
164 C		GVECT4: 0							
lff∓i flandi? Ato si talifi	1427			STIMER					
11000 1916 1 11000 1916 1	1428 1429		POP POP	IX HL					
1100 : 101	1430		POP	DE					
17861 (° 1	1431		POP	BC					
】】() () () () () () () () () () () () () (	1432 1433		POP RET	AF					
4100	1134	> VECTOR		Q WAGON					
$\pm 100^{-1}$ (24) $\times 110^{-1}$	14.4	GVECTS: 1		HL, WAGLMT					
10.00	14:6								
1600 1054F 1600 11 516	1437 1438		LD CALL	HL, VECQ DELQ	: 8	REMOV	E FROM	VECTOR Q	
1101. 10 1.019E		GVECT6: 1	•	VESCHG, (IX+VE					
1017 E112 HF	1440		LD	HL, WRITQ					
11012 (18311) 11010 (196	1441						PACK T	OQUIT	
	1442 1443		JR F TO	GVECT4-\$ BUMP TIME BAS					
1101E 74	1444	TBUMP: I	LD	A, (HL)			TATUS		
41644 :	1145		INC	HL.				NTEDECOTEDO	
110 () 1 ()() 110 () 1 ()()	1446 - 1447 -		anlı Jr	0A0H 2.18UMP1-\$			E OK 1 TEUMP1	NTERCEPTED?	
	1448		INC	(HL)				ME BASE	
1005-12	1449	TEUMP1: 0	ADD	HL, DE					
1D26 10F6	1450			TEUMP-\$					
1023-69	1451 1452		RET	TO DELETE ENT	ſRY	AT F	RONT O	FQ	
	1453	= ENTRY:						JECT, A = CLOBBERE	Ξ
1022 E 4	1454		DI						
11076 OD/EFE	1455		LD	A,(IX+NEXT) (HL),A	; 1	неар	= NEXI	(OBJECT)	
1020-77 102E-A7	1456 1457		LD AND	A	;	IS HE	AD NOW	NIL?	
102F CO	1458		RET	NZ			IF NOT		
1D30 23	1459		INC	HL	1	YES -	SET T	AIL = NIL TOO	
1031 77	1460 1461		LD DEC	(HL),A HL					
103101	1462		RET	1 18					
10:04 01:00332			LD	(IX+VBDXL),50					
11070-00-000180- America Alexandra			LD	(IX+VESTAT), { (IX+VEXCHK), ;		i AC	TIVATE	•	
1103 - DE 20701 11040 - PECSOLO E			LD LD	(IX+VBYCHK),	-				
1043 00 55564			LD	(IX+VBXH),4					
10411 10年3月28			LD	(IX+VEYH), 40		0FT 0		ATCUT	
1104011151500E666 1105001900124E			LD LD	(IX+VBARM), 6 (IX+VBLEG), L				(ATCH1	
1100 C. 200 P. 12.00	1470	j	JP	ADDTQ					
	1472			TO APPEND EN	TRY	TO E	ND OF		~
10511-10-51	1473 1473	; ENTRY: ADDTQ:	PUSH				TES, I ENTRY	X = OBJECT, A,DE (	
1050-1083 1050-103	1474 1475		POP	DE	,	DL -			
10510	1476		DI						
IDD: UB GEFOO			LD	(IX+NEXT),0	j l	NEXT(	0BJ)=N	IIL	
110fat (* 1 110fat (* 1	1478 1479		INC LD	HL A, (HL)		A = 0	LD TAI	1	
10%	1480		LD	(HL), E			AIL =		
TERE ALL	1481		ANE	A				L NIL?	
1DA0 11075	1482		JR	Z, ADDTQ1-\$			IF SO		4
1.06.26 1.0	1483 1484		LD.	TAIL, SET NE: E,A				OLDTAIL)	
1[04.7: 7]	1485		LD	A, (HL)				ROM NEW TAIL)	
104-1	1486		DEC	HL					
10/2 00	1407		DEC	DE					
1000 0. 100	1488 1489		LD RET	(DE), A					
		; NIL OL		IL CASE					
1 EUC - 1	1491	ADDTQ1.	DEC	HL			P TO F		
1107 1107 (S	1492 1493		LD RET	(HL), E	i	HEHD	= , OBC	,	
	1.1.4	, SUBROU	ITINE	TO POINT IX	АТ	FIRST	ENTRY	ON A Q	

i.

#### 210

	-			4,301,503
		.09		210
	1495	ENTRY	:	HL = Q HEAD-TAIL IX, DE = OBJECT, A = L. O. BYTE OF OBJECT
	1497	i EALI.		NUNZERO STATUS SET IF & NOT EMPTY
1 EMAL - F 15	1498	FIRST:	DI	
1070 - 50 1070 - 50	1499		LD	E, (HL)
10/F 23	-1500 -1501		INC INC	HL HL
114 8 14	1562		LD	D, (HL) ; D = H. O. ADDR. BYTE
100100 († 11021 - 12			DEC	HL.
19024 - 12 19972 - 20	1564 1505		DEC LD	HL A, E ; E = HEAD OF Q
$107$ ( $\Delta^{*}$	1506		AND	A T
1074 05	1507		PUSH	
1075 DDF1 1077 C9	1508		POP	IX
	1511			*********
	1511			**************************************
	1513			水本水本水水水水水水
4.0.20	1514		ŨRG	(\$+1). AND. OFFFEH
1028 1020 - 61 Mil	1515	INTTBL: LFRVEC:	DEFL	V GFLFR
DEA SOLD	1517			V GFLFR
• • • • • • • •	1518	+ WASON	LIMI	TS TABLE
4 1976 - 697 4 1971 - 697	1519 1520	WAGLMT		3 TLINE 3 BLINE-24
1076 1 253426		GETRDY:		1 'GET READY'
* *1.25 *	1522	GUNET	GHTER	LIMITS
1007	1520	GUNEMT:		· -
1 <b>1</b> 05051 (1996)	1525			ECACX-17
1000A (F)	1526			BLINE-20
1000-01-04157	1527 1528	DRAW:		I (DRAW)
TECE 16	1529	BULLE	DEFB	
1000000	1530			159
10/100 10/22 / 10	1531			ALINE
	1532 1533	BN		BLINE-1 #DX,#ARMX,#DY,#ARMY
	15.4	1.114	DEFW	
	1535			#ARMX
	1536 1537		DEFW	
	1538		ENDM	HARMY
11023	1539	BULTAB	BN	768, 15, 768, 15
1 Fr=*? 1 Fr=>	1540 - 1541 -		BN	1024, 15, 512, 12
1005	1542		BN BN	1024, 15, 256, 11 1024, 15, 0, 8
1060	1543		BN	1024, 15, -256, 6
1 (4F)1 1 F(C)7	1544 1549		BN BN	1024, 15, -512, 4
A 41 E 41	1146	LETAB:		768, 15, -768, 3 72, 22, 44, 67, 14
1.00.2	1517	RETAB:		18, 68, 40, 13, 63
	1548 1549	GFCOLS:	DEFB	
	1550		DEFB	VGH OFCH
	16631		DEFB	87H
	1952 - 1553 -		DEFB	
	1554		DEFB DEFB	
	15 de		DEFE	87 <del>H</del>
	12574 12657			6, 6, 0, 0, 0, 30H, 30H, 0
	1558 -		LU PA EQU	0, SOH, OFH, OFH 00000111B ; COLOR MASK
>000F	1559	BULT	EQU	00001011B
	1540 1541		EQU	00001011B
	1561 1562 -		EQU EQU	00001011B 00001100B
	,		,	
	57.4		*****	
	1564 1565 -			**************************************
1	1566			****
	567	:		

1567 ;

			4,301,503
	21	1	
	1568	FATTI	ERN TABLES:
IDDE FOID	1569	ARMTEL:	DEFW ARMO
1000 Oc. 16	1570		DEFW ARM1
1.00041 (3.15	1571		DEFW ARM2 DEFW ARM3
1DE1 1-10	1572		DEFW ARMA
1063 - 16 1065 - 16	1973 1974		DEFW ARMS
1085) - 18 10877 - 1719	1125		DEFW ARM6
	1576	- PATTE	RN DEFINITION MACROS
	1%/7	DEF02	MACR #A, #B
	1578		DEFB O#AH
	1579		DEFB O#BH
	1580	00000	ENDM MACR #A,#B,#C
	1581 1582	DEF03	DEFB O#AH
	1.583		DEFB O#BH
	1184		DEFB O#CH
	1585		ENDM
	1586	DEF04	MACR #A,#B,#C,#D
	1987		DEFB O#AH
	1538		DEFB O#BH
	1589 1590		DEFB O#CH DEFB O#DH
	1591		ENDM
1.007	1592	TREE	DEF2 1,17
ITET OF	1593		DEFB 00001000B
1 FiF (* 1997)	1594		DEFR 00011100B
10ED 3	1595		DEFB 00111110B
100FE	1596 1597		DEFE 01101011B DEFE 00001000B
1748 F	1593		DEFB 00001000B
10F1	11029		DEFB 00111100B
10E2 3	17,00		DEFB 01111110B
1.063	1401		DEFB 10101001B
1 FIF 4	1402		DEFE 00001000B DEFE 00111100B
1065) ( 1067) (	1403 1404		DEFB 0111110B
17477-11	1405		DEFE 11101011B
I THE CONTINUES.	1606		DEFB 10001001B
1 [16]	1407		DEFB 00001000B
1 DE A U	1608		DEFE 00011100B
1 DET - 64 1 DET -	1609 1610	ARMO:	DEFB 10101110B DEF04 0A,0A,2,5
1 F ( 1 × 1	17.11		DEF02 40,00,
11 10.0	4612		DEF02 51/00/
LEO4	1613		DEF02 04,00,
1E06	1614		DEF02 01,00, DEF02 00,40,
1508	$1615 \\ 1616$	ARM1:	DEF04 0A, 0A, 2, 3
1EOA 1EOE	1617		DEF02 50,00,
1610	1618		DEF02 14,00,
1F12	1619		DEF02 01,40, DEF04 0A,0A,2,2
1514	1620 1621	ARM2:	DEF02 54,00,
1E18 1E1A	1622		DEF02 55,40,
JE1C	1623	ARM3:	DEF04 0A, 7, 2, 4
1E20	1624		DEF02 10,00,
1E22	1625		DEF02 05,40, DEF02 54,00,
1F24	1626 1627		DEF02 50,00,
1E24 1E28	1628	ARM4:	DEF04 0A, 6, 2, 5
16.20	1629		DEF02 00,40,
1E 7E	1630		DEF02 45,00,
16 30	1631		DEF02 10,00, DEF02 50,00,
1E32 1E34	1632 1633		DEF02 40,00,
1F34 1F36	1630	ARM5:	DEF04 0A, 5, 2, 6
1 F 30	1435		DEF02 00,40,
1 F 3 C	1636		DEF02 01,00,
1 F 3 F	1637		DEF02 05,00, DEF02 14,00,
1E40 1E42	- 1638 - 1639		DEF02 54,00,
1642	1640		DEF02 50,00,
16.44	1641	ARM6	DEF04 0A,5,1,5
1010-01	1642		DEFB 01H

-

		4,301,503
	<u>2</u> 13	214
1F 1F: (1	1443	DEFB 44H
1E4E 10	1644	DEFB 10H
1840 (0 1848 (0	1445 1646	DEFB 40H
		DEFB 40H NOTE ****
		FULLOWING PATTERNS ARE CONSTRAINED TO EXIST ON THE
	1649 / PA6E.	THE FOLLOWING 'ORG' WILL DO IT FOR EXPERIMENTAL
		ERNS ARE: LEGO, LEG1, LEG2, KIL1, KIL2
1 - 10	1651	ORG (\$+255), AND, OFFOOH ; *** TEMP ***
1E4E 1E56	1452 LEGO; 1453	DEFB LEG1. AND. OFFH DEFB 4
1651	1654	DEF04 0.0F,3,5
1555	1685	DEF03 01,55,00,
10560	1656	DEF03 05,45,40,
18751	1657	DEF03 15,01,40,
1850 1841	1458 1659	DEF03 50,01,40, DEF03 15 00 54
1E7.4 73	1660 LEG1;	DEF03 15,00,54, DEFB LEG2 AND OFFH
1EA5 (01	1661	DEFB 4
1FA6	1662	DEF04 2, 0F, 2, 5
1640	1663	DEF02 15,50,
1E60 1E6E	1664 1665	DEF02 54,50, DEF02 50,50
1E70	1666	DEF02 50,50, DEF02 50,50,
1072	17.67	DEF02 55, 15,
11 24 41	16344 - LEG2:	DEFB LEGO, AND, OFFH
1日71~10日 1日774	1469 1470	DEFB 4 DEFD > OE 2 5
1676	1671	DEF04 3,0F,2,5 DEF02 55,00,
1E7C	1672	DEF02 15,00,
1E7E	1673	DEF02 15,00,
1E80	1674	DEF02 14,00,
1E87 1E84 D6	1675 1676 KH.1:	DEF02 05,40, DEFB KIL2 AND OFFH
1E85 14	1677	DEFB 20
1E86	1678	DEF04 0, 1, 4, 13
1E8A	1679	DEF04 01, 10, 00, 00,
1E8E	1680	DEF04 45, 54, 40, 00,
1E92 1E96	1681 1682	DEF04 55,55,40,00, DEF04 0A,A8,00,00,
1E9A	1683	DEF04 0A, A2, 00, 01,
1F9E	1684	DEF04 0A, AA, 80, 14,
1502	1685	DEF04 02, AA, 00, 50,
1EAA 1EAA	1686 1687	DEF04 00, A8, 05, 40, DEF04 05, 55, 54, 00,
1 FAE	1688	DEF04 15, 55, 50, 00,
1FB2	1689	DEF04 54, 55, 50, 00,
1656	1690	DEF04 50,05,54,00,
1EBA 1EBE	1691 1692	DEF04 50,01,55,00, DEF04 10,01,55,40,
1F02	1693	DEF04 10,00,05,50,
1EC%	1694	DEF04 00,00,01,50,
1ECA	1695	DEF04 00,00,00,40,
1FCE 1ED2	1696 1497	DEF04 00,00,01,40, DEF04 00,00,00,54,
1802 1806 04	169 <b>7</b> 1698 KIL2:	DEFB KIL2. AND, OFFH
1607 .0	1699	DEFB 60
16.08	1700	DEF04 0, D, 4, 7
16DC 16DC	1701	DEF04 01, 10, 00, 00,
JEEO 1EEA	1702 1703	DEF04 45, 54, 40, 00, DEF04 55, 55, 40, 00,
1668	1704	DEF04 0A, A8, 00, 00,
1FFC	1705	DEF04 0A,88,15,01,
1000	1706	DEF04 16, A5, 55, 41,
IFF8 1FF8	1707 1269 - CACTUS	DEF04 15, 55, 55, 55, 55, 55, 55, 55, 55, 55,
1FEA 10	1208 CACTUS 1209	DEF2 1,12 DEFB 00100000B
1FFB Text	1710	DEFB 00110000B
HEC S	1711	DEFB 00111000B
1EFFE Dec	1/12	DEFB 00110000B
1616 J. 1666 1	1713 1714	DEFE 10110010B DEFE 11110010B
1003	1715	DEFB 11110110B
1E-61 🗇	1716	DEFB 00111100B
1162 -	1717	DEFB 00111100B

**~** 

		_	4,301,503
	21	5 💰	
1F (CD - 15)	1718		DEFE 00110000B
11.04	1719		DEFE 00110000B
1065-09 1007-01-056420	1720 - 1721 -	GOTME:	DEFB 00110000B DEFM 1GOT ME1
-1F66 000	1722	NULPAT	DEFB O
	1723		DEFB 0
TEOE OI	17.4		DEFB 1
	$t Z \mathbb{P}^{0}$		THEFTS 1
1010	1.7	OF DODA :	10, FO4 0, 0, 3, F
IF14 IF17	1727		BEFOS 00,44,00, DEFOS 11,55,10,
IF1A	1729		DEF03 15, 55, 50,
1F1D	1730		DEF03 02, AA, 00,
1 <b>F</b> 20	1731		DEF03 02, A2, 00,
1F23	1732		DEF03 02, AA, 80,
1F26 1F29	1733 1734		DEF03 00,AA,00, DEF03 00,A8,00,
1620 1620	1735		DEF03 15,55,00,
1F2F	1736		DEF03 55, 55, 50,
1F32	1737		DEF03 51,55,50,
1F35	1738		DEF03 41,55,00,
1F38	1739 1740		DEF03 41,55,00, DEF03 45,55,00,
1F3B 1F3E 01	1740		DEFB 01H
1FBF 1	1742		DEFB 55H
1F40	1743	WAGPAT:	DEF04 0,0,4,16
1644	1744		DEF04 00,05,50,00,
1840	1745		DEF04 00,55,55,00,
1E40 1E50	1746 1747		DEF04 01,55,55,40, DEF04 05,55,55,50,
1054	748		DEF04 15, 54, 15, 54,
1650	1749		DEF04 15,50,05,54,
1150	1.450		DEF04 15,40,01,54,
1E40	1.4		DEF04 15,40,01,54,
1644 1648	1752 - 1253 -		DEF04 15,50,0 <b>5,54</b> , DEF04 05,54, <b>15,50</b> ,
10.40	1754		DEF04 01, 55, 55, 40,
1870	1755		DEF04 00,55,55,00,
1674	1756		DEF04 00,15,54,00,
1878 1876	1257		DEF04 02, AA, AA, 80,
1680	1758		DEF04 00, AA, AA, OO, DEF04 12, AA, AA, <b>84</b> ,
1534	17.50		DEF04 10, A8, 2A, 04,
1F88	1761		DEF04 10,20,08,04,
1F80	1762		DEF04 52, AA, AA, 85,
1690	176		DEF04 10,20,08,04,
1F94 1F98	1764 1765 -		BEF04 10,00,00,04, BEF04 10,00,00,04,
,, ,,	1766	;	BEI 04 10/00/00/04/
10.24 0.00	1767	FUDG4:	DEFIB 0
	1768	÷	
1000	1769	MSET	MASTER 0A4
15.25 45.40	1770 - 1771 -		VOLUME 09H,OH RET
	1772	; HOM	E ON DA RANGE
1EÅTER DE 1011E	1773	HOME	CALL MSET
1E04	1774		NOTE1 36, 61
1F7 1560	1775		NOTE1 12, F1
15'00 15'05	1777		NOTE1 18,E1 NOTE1 6,D1
1FAE	1778		NOTE1 36, E1
1550	1779		QUIET
	1780	J FAP	5
1 FTCF 11 101 - 0 100141 FT	1701 -	TAPS	CALL MSET
11.1:4	17:00		NUTEI 18701
1FR6	1784		NOTE1 6, C1
1783	1785		NOTE1 36, F1
1FRA	1786		NOTE1 18,01
1FBC 1FRC	1787 1788 -		NOTE1 6, F1 NOTE1 36, A1
LIFRE 1FCO	1789		QUIET
	1790	; FUN	
1EC1	1791	FUNERL	
1FC1 CD/D1F	1792		CALL MSET
1EC4	1793		NOTE1 24, AO

•

	21	7		4,501,505	218
and the second second		,			210
1FC6	1794		NOTE1	18, AO	
1FC8	1795		NOTE1	6, AO	
1FCA	1796		NOTE1	24, AO	
1ECC	1797		NOTE1	18,C1	
11 CF	1798		NOTE1	6, BO	
H DC)	1729		NOTE1	18, BO	
14 D.P	1800		NOTE1	6, AO	
11 D-1	1801		NOTE1	18, AO	
1ED6	1802		NOTE1	6, GSO	
1ET63	1803		NOTE1	18,A0	
1530	1804		QUIET		
11 FUE	1805	GUNSHOT	OUTPU	T 18H, OFOH, OF5H, OFDH, OFF	H, O, SFH, OFFH, OEFH
1 E F 1	1806		LEGST	A	
1 E C 15	1807		VOLUM	E OFFH, O3FH	
1FF3	1808		REST 3	5	
11/00	1802		NOTE1	5, 8FH	
1 F F E.	1810		NOTE1		
1FUE	1811		QUIET		
DIFFE	1812	LASTB	EQU	\$	

	1814	*****	****	***		
	1815	; * RAM	CELL	S *		
	1816	; *****	****	***		
	1817		ORG	NORMEM+0E70F	ł	
4E70	1818		DEFS	150	÷	ALLOW BIG STACK
≥41°67.	1819	STACK	EQU	\$	ij	START STACK HERE
41.00%	1820		DEFS	12		
N4F12	1821	MSTACK	EQU	\$		
34E43	1822	STRRAM	EQU	\$		
4612	1023	WRITO:	DEFS	3	;	WRITE Q HEADER
41.11	1824	VECQ:	DEFS	3	;	VECTOR Q HEADER
54E10	1825	VECSTR	EQU	\$		
41.111	1826	BULV1:	DEFS	EULVSZ	i	BULLET VECTOR 1
4E A 👘	1827	EULV2:	DEFS	BULVSZ	;	BULLET VECTOR 2
4E 0	1828	EULV3:	DEFS	BULVSZ	;	BULLET VECTOR 3
4E-11	1829	BULV4:	DEFS	BULVSZ	÷	BULLET VECTOR 4
<b>4</b> 177.0	1830		DEFS	1	j,	LEFT COWBOY LINK
467.1	1831	LCOWB:	DEFS	GFVSIZ-1	i	LEFT GUNFIGHTER
4177	1832		DEFS	1	j	RIGHT COWBOY LINK
4176	1833	RCOWB:	DEFS	GEVSIZ-1	.1	RIGHT GUNFIGHER
41 11	12154		DEFS	1	j,	WAGON LINK
4E::E	1::-:'+	WARVEC:	DEFG	WAGVSZ	į	WAGON VECTOR
4E3/0	10.34	WALLUN	LOU	WAGVEC+VBSTA	Т	
54FA1	1837	ENDRAM	EQU	\$		
24FDA	1838	LEULS	EQU	CT5		
24FDB	1839		EQU	CT6		
4FA1	1840	<b>RFIELD</b>	DEFS	1		
4FA2	1841	LSCORE	DEFS	3		
4EA5	1842	LFIELD	DEFS	1		
4FA6	1843	RSCORE	DEFS	3		
•	1044		LIST			
21FEF	1845	LEND	EQU	LASTB		
4FA9	1846		END			

\$WEDE 3 SREW 2 SEND DO \$\$ \$MOSTEK, HVGSYS, ASL, HVGLIB, USG, , MT1 \$ASS SI ASL 1NOP 4EXE SERVINOLO POS HVG: YS EXIT

#TOTAL ASSEMBLER ERRORS = 2

,

\$MOVE SI,5 \$NOP \$EXE\_SED, NOLO ASS SI USG POS HVGLIB

	219	4,501,505	220
EXI \$MOVE SI,7 \$AVR CI,4 \$ASS 2 MT1 3 SO \$EXE MOSTEK,LMO	CA 4 SCB 6 LO 3	RAD NO	
	A REAL ACCUMPTER	RA NOME VIDED DA	ME SYSTEM
ADDR OBJECT S	STMT LABEL	R* HOME VIDEO GA OPCD OPERAND	COMMENT
		LIST S	
	7.43 ; #### 7.44 ; # HV	1937S # #######	
	645 ; ****	****** CONTETED TO CORRE	CT CALCULATOR BUG AND ASTERIS
	646 ; ** ( 647 ; ** f	ND INCSCR AND CL	CT CALCULATOR BUG AND ASTERIS
	649 PFUG 🕠	FOU 09H	; POT FUDGE FACTOR
>0008 >17DE	ASO GESTRE	EQU 17DEH	; POT FUDGE FACTOR ; GUN FIGHT START ADDRESS ; CHECKMATE START ADDRESS
>1328 >1020	651 CMSTRT 652 CALCST	EQU 1020H	; CALCULATOR START ADDRESS ; SCRIBELING START ADDRESS
>0E19	653 SCBST:	EQU OE19H	; SCRIBBLING START ADDRESS
	655 ; ***·	****	•
	- 656 ; * Pi - 657 ; ***	DWER UP RESTART *	*
	608	org 0 Nop	; WAIT FOR THINGS TO SETTL
0000 (S) 0001 E3	659 660	DI	
0002 // 0003 B:x<2	66 <b>1</b> 662	XOR A OUT (CONCM),A	; *** SET CONSUMER MODE **
0003-1-100	663	JP PWRUP	
	845 844 - <b>Tra</b>	ORG 8 NSEER CONTROL TO	RESTART HANDLER
6668 C %720	667	JP 2007H	; VECTOR OUT
OCOR D	669 NUMBAS:	DEFB 1CH	
0000 18	670	DEFB 3CH DEFB 1CH	
OOOD IS OOOE IS	671 . 672	DEFB 20H	
0010 ( 20620	674 675	0RG 16 JP 200 <b>AH</b>	; RESTART 2
0013	676 MENUCL:	DEFB 06H DEFB 0FAH	; MENU COLORS
0014 E0 0015 62	677 678	DEFB 07H	
0016-6	679	DEFB 62H	
	A81	ORG 24	
○○1○ ○○4第4○		UP 200DH PAUSE	; RESTART 3
	alter a Fritt	HALT +	FOF INTERRUPTS OF INTERRUPTS
001B FB	and a DNPU ANY DPAUG		
0010 76	608 689	HALT DJNZ -1	
001D 10FD 001F C9	690	RET	
on á i 14020	6327 6333	0RG 32 JP 2010H	; RESTART 4
	лаг КИЛЫ	E. SET WORD	
	696 ; (H	L)≃DE	
0023 73	A97 HSETW	INC HL), E	
A A A A A A A			
0024-23 0025-22	698 1 699 700	LD (HL),D RET	

	22	1		4,301,503		222
	702	<b>.1</b>	ORG	40		
0028 031320	703		JP	2013H	i	RESTART 5
002B (10000) 002E (1	705 706	CONC2:	LD RET	HL, O	i	ZERO OUT HL
	108		ORG	48		
0030 1.20	269		JF	2016H	i	RESTART 6
0033	214	CKSUM1:	ncep	0		CHECKSUM
	11	CROUNT.	DEFB	v	,	CHECKSON
0034 0001	713	ITAB:	DEFW	MACTIN	;	INTERRUPT TRANSFER
0036 00	714	2 / / 12 /	DEFB			** SYSTEM REVISION LEVEL
	716 217	> NAME:	ORG	56 USER PRO	IGRA	AM INTERFACE
	218	> PURPO	DSE:	TRANSFER	R OF	F CONTROL FROM USER TO SYSTEM
	719 720	, INPUT	Γ:			FOLLOWS INLINE AFTER RST INSTR F SET, LOAD ARGUMENTS INLINE F
	721	; OUTPU			NON	NE
	722 723	; STACH				DTAL, 16 BYTES ON EXIT AF,BC,DE,HL,IX, AND OLD IY SAV
	224	/ EXFL/	INAT	ION:		
	725 726					(, AND PREVIOUS IY ARE PUSHED RST 56 INSTRUCTION IS USED TO
	727	; INDE)	( A JI	IMP VECTOR GI	VIN	NG THE STARTING ADDRESS OF THE
	728 729					IF OPTIONED, INLINE ARGUMENTS EXT AREA, FOR ARGUMENT ORDERIN
	730	SEE I	NTERF	PRETER DOCUME	NTA	ATION AND APPROP. TABLES
	731 732					ED WHICH, WHEN RETURNED TO BY FORE THE REGISTER CONTENTS AND
۰	7.3			THE USER PRO		
	704 735	ાં ; સંચાય	THE	UPI HAS BEEN	EX	TENDED TO SUPPORT USER SUPPLI
	736		IT INES			INDEX PROVIDED IS NEGATIVE   TABLE POINTER (USERTB) IS US
	737 738	3 NOT	E TH	AT THE SIGN B	:IT	ISN'T ZAFPED BEFORE BEING
	739 740	; USE ; TAE	ED AS	AN INDEX, TH	IIS FC	MEANS THAT THE USERS DISPATCH DINT 128 BYTES BEFORE THE FIRS
0038 E3	741	, ,,,,,	EX	(SP),HL	i	RETURN ADDRESS TO HL
0039 F5 0030 C5	742 743		PUSH		,	CREATE CONTEXT
0038 D5	744		PUSH	DE		
003C DDE5 003E FDE5	745 746		PUSH			
0040 FD210000	747		LD	IY, 0	ï	POINT IY AT CONTEXT
0044 FD39 0046 7F	748 749		ADD LD	IY, SP A, (HL)	;	LOAD OPCODE
0047 23	750		INC	HL		DE - DETUDN ROINT
0048 117A02 0048 1F	751 752		LD RRA	DE, RETN		DE = RETURN POINT SUCK WANTED?
0040 NSNA	753	7 6 FT THE	JR	C, MINTO-\$		JUMP IF YES SAVE PC
004E ES 004E DS	754 755	INTPE:	PUSH PUSH			SAVE DUMMY RETURN
0050 216000	756			HL, SYSDPT		
0053-02 0054 St	757 758		RLCA LD	E, A		
0055 1400 0057 17	759 740		LD RLA	D, O		USER TABLE WANTED?
0058 3000	730 761		JR	NC, PUSH1-\$		
0050 10 0050 10	762 763	PUSH1:	LD ADD	HL, (USERTB) HL, DE	i	YES - LOAD IT
005E 5F	764		LD	E, (HL)		
005F 23 0060 54	765 766		INC LD	HL DJ (HL)		
0061 05	767		PUSH	DE		
0062 FDAGOB 0065 FDAFOA	748 769		LD LD	H, (IY+CBH) L, (IY+CBL)		
0068 FD5403	770	RELD:	LD	D. (IY+CBIXH)		
006B EICTOR	771		LD	E, (IY+CBIXL)		

	222	4,301,503 224
	223	PUSH DE
OOAE DE COAE DEES	772 773	FOR IX
006F 00E1 0071 (00709	774	LD A, (IY+CBA)
0074 1152-05	775 DELOAD	
0077 F16E04	776	CALL VIA RETORN
00 <b>7</b> Å - <sup>10</sup>	-777 -779 - 1 NON	MACOD INTERPRETER
	7:10 . 144	POSE: INTERPRETING SECONDERS OF STOLLY CHEED
	The INF	THE ADDREADE IN DEPTH
		THE ADDITION OF CALL INDEX OF 17 19
		LAINATION: IF OPTIONED (EI) O O GIVING A MASK WHICH WMENT TABLE (MRARGT) IS INDEXED GIVING A MASK WHICH CIFIES HOW TO TRANSFER INLINE ARGUMENTS INTO THE CO
	- 786 - 5 BLU - 787 - 5	ACK. THEO INCOME DE LEVE
		······································
	789 ; **	***************************************
	7.5.4 . 88	***************************************
	7.5.5	1 * 1 * A * IX* B * C * D * E *
	793 ; **	**************************************
	- 794 ; AR - 795 ; (D	MITING UNUSED ARGUMENTS, OF COURSE)
	-795 ) (O -796 ) (I	NDEX), IXL, IXH, E, D, C, B, A, L, H
	797	THE SIMULATED FC IS SAVED AND A DUMMY RETURN IS
	198 ; 	THE OPI THE OPINION AND AND AND AND AND AND AND AND AND AN
	THE THE	EN ENTERED AT 'INTRE', WHICH EFFECTS A CONTROL TRANS
	.301 - TC	THE CALLED ROUTINE. WHEN THE CALLED ROUTINE RETENCE
	305 ; **	THE UPI HAS BEEN EXTENDED TO SOLUTINE X IS ENCOUNTER
	- 807 - 3 BY - 808 - 5 US	
		THE ADDRESS DE 1913 (BREE ***********************************
	$s_{10} \rightarrow 10$	RAMETER MASK. THE HADREDG THE FIRST REAL ENTRY.
		E. LD HL, USERMT-64 ; WHERE USERMT POINTS AT
	813 7	LD (UMARGT), HL
CHOOLE 15		
	815 RENTI 816	POP HL ; POP OFF PC
0070 f.)	010	
	- 918 5 NA - 919 ; PU	1E: MCALL RPOSE: CALL INTERPRETER SUBROUTINE
	320 ; IN	- POLITINE ADDRESS
	521 / NÖ	AND THE DINTERPRETED SEQUENCE
	822 - F 923 - F	STACK DEPTH INCREASED BY 4 BY CHEL
na strin i se		LL: LD A, (HL) ; GET OPCODE
() () <sup>(1</sup> 1	825	INC HL
jusZE tieli zacht tielenn	826 027	SRL A LD DE,RENTER ; LOAD INTERPRETER DUMMY RETURN
6001 Fille00 6009 M 🙀	SUS MINT	0: FUSH DE ; SAVE DUMMY RETURN
00.47, 41	829	LD UMP TE NO LOAD WANTED
Castato - 2042 766 m3 []]	830 831	UR NC, MINIZ-S , JUAN II NO LOLL MAN
(90) - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	832	LD B.O
00000 211004	::::	CIG COLLEGE COOR DOER TABLE?
0001 010ZZ	11 14) 11 114	BIT 6/A ; USE USER THEEP JR Z/MINT1-\$ ; JUMP IF NO
00100-25203 6092 - 261 1348	51-475	LD HL, (UMARGT) INDEX TABLE
0025-02	837 MIN	
0096 46	838 837	
0097 EDA800 0098 <b>B1</b>	840 MIN	12: PUP DE ; DUMMY RETURN TO DE ; DUMMY RETURN
0020 72	344	DE D
0090 E04607	842 843	LD B, (IY+CBB) ; ALGYOND COLOR LD C, (IY+CBC) UR INTPE-\$ ; JOIN NORMAL UPI DISPATCH SEQU
009F 114604 00A2 1860	844 844	UR INTPE-\$ ; JOIN NORMAL UPI DISPATCH SEAC
A PROFILACE A PROFILE		CHER THE APOLIMENTS

846 ; NAME:

SUCK INLINE ARGUMENTS

4,301,503						
	225 226					
	847 * PURPOSE: TRANSFER OF INLINE ARGS INTO CONTEXT BLO					
	848 ; INPUT: B = ARG LOAD MASK (SEE INTERPRETER COMME					
	849 ; OUTPUT: HL = UPDATED PC					
	850 / EXFLAINATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INS 851 / IT IS USED BY THE INTERPRETED AS USED A OVER DATA					
	851 / IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN T 852 / INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE I					
	4 ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'					
	WULENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO T					
	800 , THE UTHER FOR THE INTERPRETER TO USE					
00A4 F1	POG / SUCK MACRO ENTRY:					
0005-00	857 MSUCK: POP HL ; RETURN ADDRESS TO HL 858 POP DE : POP DE PC					
00A6 23	859 ; *** BYTE SAVING TRICK *** REPLACE WITH LD HL, REENTRY 860 INC HL ; ADVANCE TO REENTRY (MINTO)					
00A7 F5	861 PUSH HL					
ODAS CRAO	362 FALL INTO					
ODAA ZEGA	SAS NEUCRI: BIT 4, B ; IX LOAD WANTED?					
00AC 1A	864 JR Z,MSUCK2-\$; MSUCK2 IF NOT 865 LD A. (DE)					
00AD 13	865 LD A, (DE) 866 INC DE					
00AE FD7702	367 LD (IY+CBIXL),A					
00B1 1A	868 LD A, (DE)					
00B2 13	869 INC DE					
00B3 FD7703	870 LD (IY+CBIXH),A					
00B& FDF5 00B8 F1	871 MSUCK2: PUSH IY ; LET HL = IY					
00B9 23	872 POP HL 873 INC HI					
OOBA 23	873 INC HL ; + 4 874 INC HL					
00BB 23	875 INC HL					
00BC 23	876 INC HL					
OOBDE CEAO	877 RES 4, B ; KILL IX BIT					
	878 ; THE FAMOUS SUCK IN LOOP					
00BF (BRD) 0001 3063	879 MSUCK3: SRL B					
0003 10	880 JR NC,MSUCK5-\$; MSUCK5 IF NOT THIS TIME 881 LD A,(DE) : GET INLINE RYTE					
0004 13	881 LD A,(DE) ; GET INLINE BYTE 882 INC DE					
0005 77	883 LD (HL), A ; STUFF INTO CB					
0004 23	884 MSUCK5: INC HL ; BUMP CB POINTER					
0000 000	885 ; ** THIS CODE ASSUMES THAT STATUS OF ASRIA IS PRESERVE					
0007 20FA 0009 FB	OR NZ, MSUCK3-≰; JUMP BACK IF MORE TO DO					
00CA C2	887 EX DE, HL ; HL = PC 888 BET					
	888 RET <u>; THEN QUIT</u> :://) ; ************************					
	1971 , * UPI ROUTINE ADDRESS TABLE *					
000B 7000	·····································					
00CD 7902	323 SYSDRT, DEFW MINTRC 324 DEEW MXINTC					
00CF 3204	074 DEFW MXINTC 895 , DEFW MRCALL					
0010 7000	896 DEFW MMCALL					
00D3 730B	897 DEFW MMRET					
001/1 / 40A	C78 DEFW MMJUMP					
00D7 0460 00D2 Shot	099 DEFW MSUCK					
00E 7EG4	200 DEFW MACTIN 201 DEFW TIMEY					
0000 0005	901 DEFW TIMEY 902 DEFW MUZSET					
OODE ECOS	903 DEFW MUZSTP					
VOE1 CEOS	904 DEFW MSETUP					
OOES DEO1 OOES EEGA	905 DEFW MCOLOR					
00F7 1: 63	906 DEFW MFILL 907 DEFW MBAINT					
DOPP PLACE	207 DEFW MPAINT 208 DEFW MVWRIT					
CADE DE COLOUR	009 DEFW MWRITR					
QUETE ET	210 DEFW MWRITP					
00£1 (155) 06£1 (155)	211 DEFW MWRIT					
0011-11-1 0085-206-2	912 DEFW MWRITA 913 DEFW MVRIAN					
0005						
OOMZ TO SEE	214 DEFW MBLANK 215 DEFW MSAVE					
OOF 9 Calas	216 DEFW MREST					
OOFR SAFT	217 DEFW MSCROL					
OOFN REE OOFN REE	218 DEFW DISPCH					
0101 Fram	919 DEFW STRNEW					
010311 - 6	920 DEFW BCDISP 921 DEFW MRELAR					
010511000	0.25					
	DEFW MRELA1 / RELAB1					

•

•

DEFE 11101111B

DEFB 00010011B

DEFB 11001011B

DEFB\_11001111B

DEFB 11000011B

DEFB 11001111B DEFB 00100111B DEFB 11000111B ; WRITA

; BLANK

; SAVE

; VBLANK

; RESTORE

; NEW DISCHR

+ NEW DISSTR

; SCROLL

	227	4,301,303	228
0107 1. OZ		DEFW MVECTC	
0102	924	DEFW MVECT	
0100 1 4	9.75	DEFW MKCTAS	
0100.52	9.35	DEFW MENTRY	; SENTRY
OFF DOWN	927	DEFW MDOIT	) DOIT
0141 01-01	928	DEFW MDOITB	
0113 Doct	92.9	DEFW MFIZBK	; PIZBRK
0115 m of	230	DEFW MMENU	
0117 11 (	1212 <b>1</b>	DEFW MGETP	
0112 (194) 0118 (1960)	932 933	DEFW MGETN DEFW MPAUSE	; PAUSE
	014 014	DEFW MDISTI	DISPLAY TIME
0118 1	9.35	DEFW MINCSC	INC SCORE
0151	936	DEFW INXNIB	; INDEXN
61 (b) (c) (c)	12137	DEFW PUTNIB	; STOREN
0175- (e. 35	9.13	DEFW MINDW	; INDEXW
01, 7, 12, 40	9.99	DEFW MINDB	; INDEXB
$\mathbf{c}(1) \in A^{\infty}(1)$	940	DEFW MMOVE	; MOVE
<b>6126</b> (60)	941	DEFW MSHFTU	
01 0 11-5	242	DEFW BODAD	
OLIT PLAT	943 944	DEFW BCDSB DEFW BCDML	
0133 2000	945	DEFW BODDV	
0135 7403	947.	DEFW BODOS	
0137 /103		DEFW BODNG	
0132 710 1	1413	DEFW SDADD	
0130 2903	249	DEFW SDSMO	
0130 5603	250	DEFW SDABS	
013F 4003	951	DEFW SNEGT	
0141 7F03	952	DEFW MRANGE	
0143 4100	953	DEFW MQUIT	
0145 4003	954 955	DEFW MSETB DEFW MSETW	
0147 2300 0149 4002	956	DEFW MMTD	
0148 00 0146 00 0146 00 0146 00 0146 00 0146 00 0146 00 0150 00 0150 00	959 ; F 960 ; 4 961 ; 4 962 ; 4 963 ; 4 964 ; 4 964 ; 4 965 ; 6 966 ; 967 ;	(OMITING UNUSED ARGU (INDEX),IXL,IXH,E,D,	************** * 2 * 1 * 0 * ************* * C * D * E * ************** WW THE CALL INDEX IN THE FOLLOWING MENTS, OF COURSE)
0152 OO	975	DEFB 0	; ACTINT ; DECCTS
0153 01	⊘76 ∾77	DEFE 00000100B DEFE 11110000B	; DECCIS ; BMUSIC
0154 FO 0155 CO	778	DEFB 0	; EMUSIC
0154 26	979 	DEFB 00101010B	; SETOUT
0157 60	980	DEFB 11000000B	; COLSET
0150 . F	281	DEFB 00101111B	, FILL
0159	982 000	DEFB 00101111B	; RECTAN ; VWRITR
0150 BB	983 984	DEFB 11010000B DEFB 11100011B	; WRITR
0150 FC 0150 FB	285	DEFB 11100011B	
0150 EE	986	DEFB 11101111B	
0156 11	ି: <u>:</u> ::::::::::::::::::::::::::::::::::	DEFE 11101111B	

<u>ି</u>ଞ7

239

290

991

1922

 $\{ i,j\}$ 

994

015E 11

015E 1

**017**00 0.0

0161 (1

0161 01 0162 02 0163 66 0164 22 0165 62

		4,301,503		
	229	.,,		230
0166 (1	<i>99</i> 5	DEFB 11001111B	;	DISNUM
0167 20	\$ 26	DEFB 00100000B	;	RELABS
0160 20	997	DEFE 00100000B	j,	RELAB1
017.9 101	998	DEFB 11010100B	i	VECTC
012a bé	5- <b>X</b> 2	DEFB 11010000B	i	VECT
U1741 00	1000	DEFIS O	i	KCTASC
0174 001	1001	DEFE 00000011B		SENTRY
0160 C0	1002	DEFE 11000000B	i	DOIT
016E CO	1003	DEFB 11000000B	;	DOITB
016E 00	1004	DEFB O	÷	PIZBRK
0170 03	1005	DEFB 11000011B	i	MENU
0171 EC	1006	DEFB 11101100B		
0172-01	1007	DEFB 11001111B	1	
0173-00	1008	DEFE 00001000B	i	PAUSE
0174 07	1009	DEFB 00000111B	1	DISTIM
0175-00	1010	DEFB 11000000B	i	INCSCR
0176 00	1011	DEFB 11000000B	;	INDEXN
0177 (0	1012	DEFR 11000000B	;	STOREN
0178 00	1013	DEFB 11000000B	i	INDEXW
0179 (***	1014	DEFE 11000000B	i	INDEXB
017A (1)	1015	DEFB 11001111B	i	MOVE
017F() (	1016	DEFB 11001000B	;	SHIFTU
0176-03	1017	DEFB 11001011B	;	BCDADD
0171E C1	1018	DEFB 11001011B	i	BCDSUB
017E (	LO19	DEFB 11001011B	i	BCDMUL
647E (*	t020	DEFB 11001011B	i	BCDDIV
6480	1.024	DEFB 11001000B	i	BCBCHS
6181-00	1022	DEFB 00001011B	i	BCDNEG
6187.32	1023	DEFB 11001011B	i	DADD
0187 0	1024	DEFB 00001011B	i	DSMG
0184 - 0	1025	DEFB 00001011B	÷	DABS
0185 (1	1026	DEFB 11001000B	÷	NEGT
0186	102 <b>7</b>	DEFB 00100000B	i	RANGED
0187	1028	DEFB 00000000B	i	QUIT
0188 ( ~	1029	DEFB 11100000B	i	SET BYTE
0182 (	1030	DEFB 11000011B	i	SET WORD
018A ( ) )	t031	DEFB 11000111B	;	MASK TO DELTAS

		RUPT ROUTINE FOR EVERYBODY
		DOESN'T WANT TO WRITE THEIR OWN
	1035 ; DOES	4 GOTH SEC COUNTERS IN CTO-3
018B E 5	1036 MACTIN:	DI ; MAKE DAMN SURE WE IS OFF
0180-11	1037	PUSH AF
0180 (1)	1008	PUSH BC
018E 65	1039	PUSH DE
018E-11	1640	FUSH HL
0190 F.9 E	1041	IM 2
0192 24:00	1042	LD A, ITAB. SHR. 8
0194 11117	1043	LD I,A
0194 1930	1044	LD A, 200
0198 0 50	1045	OUT (INLIN),A
019A 🔍 🗇	1046	LD A, ITAB&OFFH
0190 0000	1047	OUT (INFBK), A
019E CHOOO4	1048	CALL TIMEZ ; UPDATE TIMOUT, MUSIC AND SECON
01A1 0F0E	1049	LD C.OFH ; USE CTO-3
01A3 (107E04	1050	CALL TIMEY ; DEC CTO-3
0166 []	1051	POP HL
0107 10	10%2	FOP DE
016011	1053	POP BC
014211	101-4	PUP AF
OIAA FR	1055	EI
01AB C9	1056	RET

1058	÷	ROUTINE: SENTRY
1659	÷	FURPOSE: TO WAIT FOR CHANGE OF PROGRAM STATUS
1060	i	IN EITHER THE PORTS OR THE TIMER-COUNTERS.
1061	÷	IN ADDITION IT CHECKS TIMOUT FOR LONG PERIODS OF IN-
1062	3	ACTIVITY.
1063	;	** IS VECTOR OUT FLAG SET??

4.301.503

		-		I		4,301,503	232
	~		231		1.15	A, (SENFLG)	232
		BAEA4E FEAA	1064 1065 -	MENTRY:	CP	OAAH	
		£01920	1066		JP		YES - JUMP OUT
		THE AF	10/7		LD	A, (TIMOUT) 🧼 🤖	CHECK IF TIME TO BLAKOUT
	0187		1068		0R	A	
		7628	1049	M. 7754	JR Nor	NZ, TTEST-\$	TIME TO SHUT DOWN
	0180		1070	MPIZBK:	XOR DI	A i	THE TO SHOT DOWN
	0188		1071 1072 -		OUT	(VOLC), A ;	TURN OFF SOUNDS
	0186	10.3175	1072		OUT	(VOLAB), A	
		Scaled 6	1074		LD	BC, COLBX+8*256	
		LDG-0	1075		OUT		PAINT IT BLACK
		iúl f	1074		DUNZ		
			1077	PELP:	LD	DE, AKEYS	CALL STORE DE INTO CONTEXT RO
		CDE40C CDE501	1678 - 1679 -				WAIT FOR SOMETHING TO HAPPEN
	0100		1030		INC	A	
	0161		1081		JR	NZ, MPIZBK-\$	
	0100	F105-0200	1062		LD	(IY+CBA),0	
	0107		1083		EI		OFT ONLED ON OPC
		CORGAE	1084		LD	HL, (COLLST) ;	GET SAVED COLORS SAVE COLORS FOR FUTURE
		29194F	1085 - 1086 -	NCOLOR.	LD LD	(COLLST), HL ; BC, SOOH+COLBX	SAVE COLORS FOR FOTORE
		A DEBOS EDBS	1087		OTIR	100000000	RESET THE COLORS
	01E3		1088		XOR	A	
	01F4		1682		RET		
	01E5	CDECOS	1090	TEST	CALL	TRCHK	
		ED7762	tovt		LD	(IY+CBA), A	
		117007	1092		LD	(IY+CEB),B	
	-01FF	11013	1093 - 1094 -		CF RET	SKYD C	
		fri i c	1020		CP	FOTO	
	OIFC		10.76		RET	NC	
	01E4	SEED.	1092		LD	A, OFFH	
		DTECAE	1098		LD	(TIMOUT),A	
	01F9		1099	a Atri I	RET	SC BL.	
		t strate Diterati	1.102	≉∩t(L.		PNCALC	
		2010	1103				START OF CALCULATOR
			1105	, sys	IEM R	OUTINES JUMP VE	CTOR
			1106	,	ORG	200H	
	0200	C :0004	1107		JP		DO TIMER & MUSIC
	0203	C37B04	1103		JP	TIMEX 2	DECTMR
	0001	20	1110	SYSENT:	DEFB	208	
	- 0204 - 0207		1111	STOPNI.	DEFB		
ъ	0208		1112		DEFB		
•	0202		1113		DEFB	1	
	0000		1114-		DEFB		
	() ( ( ) ( )	1 1 1	1111		DEFW	LRGCHR	
			1.1.1	SMUENT	NECO	040H	
	- 0200 - 020F		1113	SIDUE NEE	DEFB		
	020F		1119		DEFB		4 .
	0210		1120		DEFB	1	
	0211		1121		DEFB		
	0212	EFF-64	1125		DEFW	SMLCHR	
			1114	- ALLKE	YS MA	SK	
•	0214	·· 1	112.0			3FH	
	0115		11 8			3FH	
	0214	. 11	1122		DEFB	3FH	
	6717	,	1126		DEFB	SFH	
						THE ADD MENT	
			aş ⊰Çe ar sı			BOARD MENU	
		t II (200) China an	1131	CUNLINK:		PNGF	
		ылын айн Т.Г.Т.Т.	1132			GFSTRT	
		140115800				MAX SCORE1	
		n die	11-55		DEFE		
		:				# OF PLAYERS	,

4,301,503				
0774	233		234	
0734		EFB () EFM 1# OF GAMES1		
in stations	1 L 11 D	EFB O		
	1141 J NOME. 1141 J INPUT:	CONVERT MASK B = JOYSTICK		
	11-124 () 114-44 ()		TUS (MR FLOP BIT SET IF FLOP	
	1144 ; 1145 ;	DE = X POSI HL = Y POSI		
0240 CD5602 0243 EB		ALL CONCPL ; X DE, HL	HANDLE Y	
0244 CB71			FLOP SET?	
0246 2807 0248 78	1149 J 1150 L		YES - DOIT NO - GET MASK	
0249 EA03	1151 A	ND 3	NO - GET HASK	
0248 2801 0240 2F		R Z,MMTD1-\$ PL ;	INVERT IF NOT ZERO	
024E 47	1154 MMTD1: L	D B,A	INVERT IF NOT ZERO	
024F CD5602 0252 FB	1155 NMTD2: Ci 1156 E		PROCESS X	
0253 CREADE	1157 J		STORE HL, DE AND QUIT	
	1159 ; SUBROUT:	INE TO CONDITIONALL	Y COMPLEMENT OR ZERO HL	
0254 CROS 10258 300A	- 1130 CONCPL: RF - 1131 - JF		. IUMP TE NOT UP	
025A 7D	1162 LI	) A.L		
0258 28 0250 46	1163 CF 1164 LI	1		
0250 70 0256 26	1165 LE	) А,Н		
025E / 7	1166 CF 1167 LI			
0260 20 0261 0808	1168 IN			
0263 63	1169 RF 1170 RE			
0264 CROS 0266 DR	1171 CONC1: RF 1172 RE		DOWN SET?	
0267 630000	1173 JP		RUIT IF SO JUMP TO ZERO OUT	
0240 0F 0240 05 0240 05 0240 47 024F FC 024F 10 0270 07 0271 FDB0 0270 01 0275 01 0275 01 0278 01 0278 01 0278 10 0278 10 0278 F1 0278 FDE1	1103         LD           1184         EX           1184         EX           1186         PU           1186         PU           1187         LD           1188         PO           1189         PO           1189         PO           1189         PO           1190         PO           1191         DJ	C = NUMBER OF DE = LINE INC HL = FIRST LI R A SH BC ; S SH DE B; A DE; HL D HL; DE ; A SH HL IR ; Z P HL P DE P BC NZ MSCRL1-\$ I NOCKO INTERF QUIT INTERFA P HL ; T RETURN FROM : RETURNING TO P HL ; F	E LINES TO SCROLL E BYTES ON LINE TO SCROLL REMENT INE TO SCROLL SAVE COUNTERS NDD INCREMENT TO LINE ZZZAP! RETER EXIT WITH CONTEXT REST RETING AND GO HOME HROW OUT DUMMY RETURN	
02 <b>82</b> E3 0283 C9	1209 ;	P DE P BC P AF (SP),HL ; S BCD DIVIDE	TK=RETURN, HL=OLD HL	
0284 FBC002 0287 E3	1210 BCDDV: CAL 1211 EX	L GNACC / G (SP), HL ; H	ENERATE ACCUMULATOR L = ACC; TOP = ARG2	
			· · · · · · · · · · · · · · · · · · ·	

	<b>2</b> 35	4,301,503	236
0288 C5	1212	PUSH BC	
0289 0600	1213 1214		
028B 79 028C CB39	1215	SRL C	
028E 09	1216	ADD HLJBC LD CJA	
028F 4F 0290 EB	1217 1218	EX DE, HL	; HL = ARG1, DE = ACC HL = ACC1 = CCC1
0291 EDBO	1219	LDIR POP BC	; HL = ARG1 FLAG+1
0293 C1 0294 D1	1220 1221	POP DE	
0295 2B	1222	DEC HL EX (SP),HL	; ** FIX ** ; HL = ARG2, TOP = ARG1 FLAG
0296 F3 0297 C5	1223 -1224	PUSH BC	
0298 04-00	1225	LD B,O ADD HL,BC	; HL = ACC+SIZE/2
029A 09 029B 01	1226 1227	POP BC	
0230 00	1228	DEC C EX DE/HL	; ** FIX ** DECREMENT SIZE ; HL = ARG2, DE = ACC, TOP = AR
0220 FD 0226 18	1229 1230	DEC DE	; ** FIX **
00 2F 110	1231 DIV1:	DEC DE XOR A	
0280 - 6 0281	1232 1233	XOR A SYSTEM NEGT	; $ARG2 = -ARG2$ (10S COMP)
0263	1234 DIV2:	SYSTEM DADD JR C,DIV3-\$	; SUBTRACT UNTIL BORROW
6-66-5-24 6-67-26	1235 1236	JR C,DIV3-\$ INC A	; OR UNTIL LOOP COUNT > 99
Constant 1	1237		
e n7 , d∋d ¢ ñB fi	1238 1239	JR NZ,DIV2-\$ POP HL	
e. At see to	1240	LD (HL), OFFH	<i>.</i>
6968 ()) 6036 ())	1241 1242	FOF BC JR MULT6-\$	
07141	1243 DIV3:	SYSTEM NEGT	
02103 0.2105 = 2	1244 1245	SYSTEM DADD EX (SP),HL	HL = ARGI
0254 11	1246	DEC HL	; SAVE ANSWER IN ARG1
6210* 10 63400 410	124Z 1248	LD (HL),A EX (SP),HL	
Q24322 (04)	1249	DEC C JR NZ, DIV1-\$	
02BA 20EB 02BC E1	1250 1251	JR NZ, DIVI-\$ POP HL	
OZBD CI	1252	POP BC JR DIV4-\$	
02BF 1855	1253 1254 ; SUBRO	UR DIV4-\$ DUTINE TO GENERATE	ACCUMULATOR ON THE STACK
0200 DDF1	1255 GNACC:	POP IX	
02C2 AF 02C3 4F	- 1256 - 1257	XOR A LD C,A	
0204	1258	SYSTEM DABS EX DE, HL	;ARG1=ABS VALUE
02C6 EB 02C7	1259 1260	SYSTEM DABS	ARG2=ABS VALUE
0209 EB	1261	EX DE,HL	FLAG=1 IF NEG ANS, ELSE POS
020A 47 020B 45	1262 1263	LD LA	
0200 78	1264 - 1265 MULT1	LD A/B PUSH HL	GENERATE ACC ON STACK
02CD 175 02CD 1060	1265 MULT1 1266	DUNZ MULT1-\$	PECTORE SIJE
0200 37	1267	LD B,A ABD HL,SP	RESTORE SIZE
0201 39 0200 75	1268 1269	PUSH BC	; SAVE SIGN ;SAVE STACK POINTER
62DC F5	1270	PUSH HL PUSH HL	SAVE ACC POINTER
02Di 75 02Di 16-50B	1271 1272	LD H,(IY+CBH)	RESTORE ARG2 POINTER
02DC SDGEOA	1273	LD L,(IY+CBL) LD C,B	
<b>02D</b> 日 13 02DC 3元年	1274 1275	(IX) جل	
,	1276	; DECIMAL MULTIPL ; GIVEN: DE>AF	G1, HL>ARG2, B=SIZE/Z
ir	1277 1278	. (S176	77-1 ASSUMED EVEN)
	1279		ANSWER, C>O'ON OVERFLOW
	1280 1281	i i	CONTRACT ACCUM
020F (160002	1282 BCDML:	CALL GNACC LD A,(HL)	; GENERATE ACCUM ;A=MULT LOOP COUNT
02E1 7F 02E2 20	1283 MULT2 1284	INC HL	
02F3 83	1285	EX (SP),HL AND A	;HL>DEC ACC ;IF A=0, SKIP MULT LOOP
02E4 A7	1286		·

.

		4,301,503	
	287		238
02ET 1909	1287	JR Z. MULT4-\$	<b></b>
02ET 6%	1288	EX DÉ'HL	
02FS	1289 MULT3		; ELSE MULTIPLY
OPEA AR Opera an	1290	AND A	; CLEAR THE CARRY BIT
02E( 7.2	1291 1292	DEC A	DECIMAL DECREMENT
02FD 104 2	1293	DAA JR NZ, MULT3-\$	
OZEF T1	1294	JR NZ, MULT3-\$	
02F0 23	1295 MULT4		; INCREMENT DECIMAL ACC
OZEL CO	1296	EX (SP), HL	HLDARG2
02F7 00	1297	DEC C	
O2FG PGDC	1298	JR NZ, MULT2-\$	
02F5 f1 02F4 F1	1299	POP HL	
02F7_C1	1300	POP HL	RESTORE STACK POINTER
02F8 05	1301 1302	POP BC PUSH DE	; RESTORE SIGN
9.1 × 11	1003	PUSH BC	
tertan da	1 3014	LD C.B	
12. F.F. A. S. ANDER.	£ 20%+	LD BLO	
01110-14.22	1306	SRL C	
02EE OR Orono erat	1307	ADD HL, BC	
0300 CB21. 0301 EFD0	1308 1	SLA C	
0304 01	1309 1310	LDIR POP BC	
05071773	1311	POP BC PUSH BC	NUTCH FOR OUTPEL OF
0.50% (p. s)	1312	SRL B	; CHECK FOR OVERFLOW
roman i AF	1313	XOR A	
66307 117.	1314 MULT5	OR (HL)	
030A 23	1315	INC HL	
0308 10EC 0300 07	1316	DUNZ MULTS-\$	
030F 1003	1317 1318		SET FLAGS
0316 311	1319	JR Z,MULT7-\$	
031111	1320	LD A,OFFH LD (DE),A	
<b>6</b> .34 1 2 4	1 - 21 HULT7:		CHECK SIGN AND
031124	1322	POP HL	Scheek oron Hup
0311 - 14 p	U023 DIV4:	BIT O.C	NEGATE ARG1 IF NECESSARY
001 - 128 004	1324	JR Z, MULT6-\$	
0311 1 1	1325 1337 Min 77	SYSTEM BODCHS	
004) - 4 fi	1326 MULTA: 1327		RESTORE ORIGINAL STACK FOINTER
0311	1328	DUNZ MULT6~\$	
	1329	BCD SUBTRACT & AD	ID
. •	1330		. <b>D</b>
	1331	GIVEN: DECARG1	HL>ARG2
	1332	i B=SIZE/	2+1
07:19	1333	RETURNED: ARG1=AN	SWER
03/1	1334 BCDSB:	SYSTEM BCDCHS	
ĕ₫: u tru	1335 BCDAD: 1336		
0301	1337	EX DE,HL System BCDNEG	
03().	1338	EX DE, HL	
0.30	1339	SYSTEM DADD	
		FALL INTO	
	1341	ڼ	
	1342	3	
	1343	DECIMAL SIGNED MAG	GNITUDE
	1344 1345		
	1346	GIVEN: DECARG	(10'S COMPLEMENT)
	1347	; B=SIZE/2 ;RETURNED: ARG (SIC	241 SNED MACNIZZUDEN
	1348	J J J J J J J J J J J J J J J J J J J	DACD MAGNITUDE)
<b>0</b> ,325 - 1	1349 SDSMG:		HL>ARG+B-1 (SIGN BYTE)
03265 (B) 032	1350	DEC L	
037	1351	LD H.O	
01000	1352	ADD HL, DE	
03.1 - Fai	1353 1354	LD A. (HL)	IF POS (SIGN NIBBLE(5)
0314 1	1355	CP 50H RET C	C 4 7 T
OBTLE ED	1356	EX DE, HL	EXIT
037 1 146	1357 SDSMG1:		ELSE 10'S COMPLEMENT
0335-14	1358	SBC A, (HL)	
0334 27	1359	DAA	

	239	<b>4,</b> 301,503
6%52 PT	1.240	LD (HL),A
••••••••••••••••••••••••••••••••••••••	1 16-1	INC HL
econ (e) : empire ()	4 Mart 1997	DUNZ SDSMG1\$ DEC HL ;AND SET SIGN BIT
0350 76	1363 1364	LD A, (HL)
033D F680	1365	OR SOH
033E 77	1366	LD (HL), A
0340-09	1367	RET
	1348	j
	1370 ·	; BCD NEGATE
	1371 1372	; ;GIVEN: DEDARG (SIGNED MAGNITUDE)
	1373	; B=SIZE/2+1
	1374 1375	RETURNED: ARG (10'S COMPLEMENT)
0341 40	1375 BCDNG:	; LD L, B ;HL>ARG+B-1 (SIGN BYTE)
0342 20	1377	DEC L
0313 50200	1378	
0315-1) 0346-01-02	1379 U330	ADD HL,DE BIT 7,(HL) ;EXIT IF POS
0348 00 8 0348 00	1.531	RET Z
0919 3556	1382	LD (HL), O ; CLEAR SIGN BYTE
0348 EP	1388	EX DE, HL
0346 AF 6546 6546	LOSA SNEGT:	XOR A ; CLEAR CARRY
0340 SE00 0345 SE	1385 BCDNG1: 1386	LD A,O ;ELSE 101S COMPLEMENT SBC A,(HL)
0350 27	1387	DAA
0351 77	1383	LD (HL),A
0352 24 0353 1018	1339 1390	INC HL DJNZ BODNG1-\$
0355 62 0355 62	1320	RET
	1392	j
	1393	
	1394 1395	; DECIMAL ABSOL <b>UTE</b> ;
	1396	, GIVEN: DECARG (SIGNED MAGNITUDE)
	1397	, B=SIZE/2+1
	1398	RETURNED: C=C+1 IF SIGN BIT CLEARED
0356 68	1399 1400 SBABS:	; LD L/B
03 <b>57</b> 2200	1401	
0359 20	1402	DEC L
235 <b>A</b> 19	1403	ADD HL, DE
0358 (UCE 0350 CC	1404 1405	BIT 7,(HL) RET Z
0356 3060	1406	LD (HL),O
0340 FE 10 <b>6</b>	1407	INC (IY+CBC)
0343 C	1408	RET
	1409 1410	j j
	1411	BCD CHANGE SIGN
	1412.	
	1413 1414	;GIVEN: HL>ARG B=SIZE/2+1 ; (SIGNED MAGNITUDE)
	1415	RETURNED: ARG SIGN BIT COMPLEMENTED
00/4 40	1416	
0374 40 0375 0700	1417 ECDCS: 1413	LD C,B LU B,O
5 67 - OTAG	1419	DEC C
0343-02	1420	ADD HL, BC
0369 7E	1421	
036A EE80	1422 1423 ; NAME:	XOR SOH SET BYTE
0360 77	1423 7 NAME: 1424 MSETB:	
036D CP	1425	RET
	1426	j · · · ·
	1427 1428	; ;DECIMAL ADD
	1429	<b>)</b>
	1430 1431	GIVEN: DE>ARG1 HL>ARG2 (10'S COMPLEMENT) B=SIZE/2+1
	1432	;RETURNED: ARG1=ANSWER (101S COMPLIMENT)
036F 6F	1433 1434 SDADD:	; XOR A
	a no no o contrata.	

	<b>▲</b> 241		4,301,503	242
034F - 65 0370 - 65	1435 SDADD1 1436	: LD ADC	A, (DE) A, (HL)	
0371 27	1437	DAA		
0372 12	1438	LD	(DE),A	
0370-13 0374-03	1439 1440	INC INC	DE HL	
0375 1018	1441		SDADD1-\$	
0377 FF99	1442		99H	; ** FIX **
0379 17 0376 28	1443 1444 g	RLA CPL		; ** FIX ** ; ** FIX **
0375 FD7708	1445	LD	(IY+CBFLAG),	A ; SEND BACK STATUS FROM D
037E CP	1446	RET		
	1448 ; NAME 1449 ; INPU			NDOM NUMBER
	1449 ; INPU 1450 ; OUTP		A = RANGE A = RANDO	M NUMBER (O TO RANGE-1)
037E £5	1451 MRANGE			
0380 JAPE4E 0383 CDAC03	1452 1453	LD	HL, (RANSHT) SHIFTR	
0384 (41700	1454	LD	BC, 23	
0389 00	1455	ADD	HL, BC	
038A 6A 038B /28814F	1456	ADC		
038E 2AF14E	1457 1458	LD LD	(RANSHT), HL HL, (RANSHT+2	<b>)</b>
0391 SF	1459	ĹĎ	E, A	·
0392 (64003)	1440		SHIFTR	
0395 19 0394 004 1 <b>4F</b>	1461 1462	ADD LD	HL, DE (RANSHT+2), H	
0399 166	1463	LD	E,D	
0396 FE 0396 FE	1464	EX	DE, HL	
0396 67	1465 1466	POP AND	AF	
0395 16	1467	LD	C, A	
039E 7A	1468	LD	A, D	
039F 2008 1 03A1 6F	1469 1470	JR XOR	Z,R3-\$ A	
03A2 12	1471 R1	ADD	HL, DE	
19843-2001 - 1 19345-101	1472	JR	NC, R2-\$	
0066 (en	- 1473 11474 - R2: -	INC DEC	A C	
0307 20F9	1475	JR	NZ, R1-\$	
OSA2 CSD10A OSAC 44	1476 R3; 1477 SHIFTR;	JP LD	QFROG B, H	
03AD 4D	1478.	LD .	C, L	
OBAE AF	1479	XOR	A	
03AF 1307 03B1 29	1480 1481 SH1:	LD ADD	D, 7 HL, HL	
03B2 17	1482	RLA		
03B3 15 03B4 20FB	1483	DEC	D NZ CHIL A	
0386 09	1484 1485	jr Add	NZ, SH1-\$ HL, BC	
0387 SA .	1486	ADC	A, D	
03B8 C9	1487	RET		
	1489 ; NAME: 1490 ; INPUT		save area HL = scree	N ADDRESS
	1491 ,		DE = SAVE	AREA ADDRESS
	1492 ; 1493 ; NOTES		BC ≈ Y,X S THE SIZES	IZE OF AREA TO SAVE OF THE OBJECT ARE SAVED IN T
	1494 ;	•		TWO BYTES OF THE SAVE AREA.
0382 51: 0384 71	1495 MSAVE:		DE, HL	··
ОЗВВ 23	1496 1497		(HL),C HL	; SET X SIZE
03BC 70	1498	LD	(HL),B	; SET Y SIZE
03 <b>81</b> 73 2385 45	1499		HL	
2366 53 2386 66	1500 1501		A DE, HL	
03CO CBF4	1502	SET (	6, H	SET NONMAGIC ADDRESS
0302 (5)	1503 MSAVE1:	PUSH I	BC	
114172 ES	1504	PUSH I		
0303 E5 0304 37	1505	LD 1	B, A	
	1505 1506 1507	LD I LDIR POP H	B, A	

.

	242	4,301,503	244
	243	LD C, BYTEPL	2
0308 0528 0308 0 <sup>0</sup>	1508 1509 <i>4</i>	ADD HL,BC	
OBCR (U	1510	FOP BC	
0300 1 F4	1511	DUNZ MSAVE1-\$	
030 <b>E</b> 62	1512	RET	
		: PREGAME OUTPUT PO OSE: TO SET CONCOM	DRT SETUP VERRI FTC
			RBL, A=INMUU
030F (109	1516 ; INPU 1517 MSETUP:	LD C, HORCB	; GET BASE PORT NUMBER
0301 FD41	1518	ουτ (C),Β	; HORBD
03 <b>0</b> 3 OF	1519	INC C QUT (C),D	; ; VERBL
0304 (1014 0306 (500F	1520 1521	OUT (INMOD), A	
0308 (9	440.00	RET	
	Pred NAME	TEST FOR TRANSLET	HANGES IN THE PORTS &TC.
	一口记者 计下按线	RNS . AF O NO CHANG	t.
	1527 1 1-8	COUNTER TIMER#N HIT	0
		= POTO-3 CHANGED A SECONDS UP	
	1530 : F= K	EYBOARD CHANGED (B=	0 <b>-24</b> )
	11-31 : F-16	-: TRIGO!JOYO ~ T3!	J3
		RNS NEW VALUE IN B	
05077 5E 2000 010108	1533 O.(LP 1534	LD BC, SOIH	
6300 <b>7</b> 9	1535 COTLP	LD A.C	; GET MASK
OBDE OF	1536	RRCA LD CA	
OBDE 4E OBEC AB	1537 1538	AND E	; CHECK IF CT BIT =1
03E1 7003	1539	JR NZ, CCT1-\$	
OBEC DELC	1540	DJNZ CCTLP∼\$ RET	
0385 (1) 0365 (1)	1541 1542 - CCT1: -	XOR E	; MASK OUT BIT IN QUESTION
0361	1543	LD (HL),A	; PUT BACK THE CTFLAGS OR SEMI4
OBEL: 3	1944	LD A/B ADD A/D	
OBTEN L OBTEN ER	1545 1546	POP HL	; OLD RET ADDR
OCT 1	1547	RET UR ZUTSEX-\$	; SKIP COUNTER-TIMERS AND POTS?
OBEE SOUTH	- (348 - TROHK. - 1549	UR Z,TSEX-≸ LD HL,CUNT	GET COUNTER TIMERS STATUS
03F1 1.00	1550	LD D.O	; COUNTER TIMERS
OTTO CODENT	1551	CALL CTLP	; CONTER TIMERS
ompulations OBEN 14	1952 1553	LD D,8 INC HL	
<b>03</b> ⊑⊴ 195,03. -	1554	CALL CTLP	; SEMI4S
୍ରୋମ୍ କାଳ୍ନ୍ୟ	1535	LD BC,400H+POT INC HL	; -> MPOTO
0701 - 3 0400 11677	1858 TPLOP 1857	IN A, (C)	
0402 Ja	1058	LD E,(HL)	; GET OPOT
040	1539	SUBE URC, PHOT-\$	; NEW ONE LESS THAN OLD
0464 Martin 6407 Delet	1560 · 1561	SUB PFUG	; FUDGE, BOUNCE FACTOR
0460	17352	JR C, EPLOP-≸	; NEW MORE THAN OLD+4
0400 →	1563 11 4 090T	INC A ADD A/E	
6400 6401 - 11	Lio4 PHOT: 1565	LD (HL), A	
രപ്രവം ച	1956	LD B.A	
(440)	1047 1048	LD A,C RET	
6401 ( 641(( ))	FRAME EPLOP	INC C	
0411 (04)	1570	DUNZ TELOP-\$	
e e e e e e e e e e e e e e e e e e e	1571 - NOU 1572 - TSEX:	LD HL, KEYSEX	; HL = KEYS <b>ex</b>
041: 11-41 041-	1973 - 196A.	LD A, (HL)	
0417 (a) 1	1574	BIT 7.A	
0419 2 399	1575 1576	UR Z,TKEYS-\$ RES 7,A	
0411 513 04110 77	1.575	LD (HL),A	0722
0411 (1)	1578	LD A, SSEC RET	; SECS
<b>64</b> 20-132	1579 Faco - NU	W TEST FEYBOARD	
0421-15	anga TistY	SE PURH HL	
0423 TD2400	1.54345	CALL DELUAD	

					4,301,503		
		<i>₽</i> 24	5				246
0425	EB	1383		ЕX	DE, HL		
	011704	1584		LD	BC, 400H+KEY3		
	1100FF	1585		LD	DE, OFFOOH	i	SET BIT COUNTER+COLUMNN
0420		1586	MSK1:	IN	A, (C)		
042E	66	1587		AND	(HL)	÷	CHECK AGAINST MAŞK
04.2F	200A	1588		JR	NZ, MSENK2-\$		,
0431	Οİ)	1589		DEG	C	i	NEXT FORT
0432	10	1590		INC	E	÷	AND COLUMN
0433		1591		INC	HL	į	AND MASK
0434	10E6	1592		DUNZ	MSK1-\$		
0436	78	1593		LD	A, B	i	NOTHING DOWN
0437	1612	1594		LD	E, SKYU		
0439	1008	1595		JR	MSENKE-\$		
04.3B	11	1596	MSENK2	INC	ם י	i	BIT COUNTER
043C	1-1	1597		RRCA			•
04 3 D	1.1	1598		JR	NC, MSENK2-\$		
043E	1	1.329		LD	A, D		
0440 -	É C	1400		RLCA		i	KEY=BIT*4
0441	•	1601.		RLCA			
0447		1602		ADD	A, E	j	+ COLUMN
0443		1603		INC	A	j,	PLUS 1
0444		1604		LD	E, SKYD		
0446		1.005	MEENKE	POP	HL		
0447 -		1606		XOR	(HL)	i.	KEY=OKEY?
0448 I		1307		AND	7FH		
0446		1.503		JR	Z, HANDLE-\$		
0446	· )	1609		XOR	(HL)		
0440		1610		LD	(HL),A		
044F 3		1611		AND	07FH		
0450		1612		LD	B, A		
		1613		LD	A, E	į	KEYBOARD RETURN CODE
0452.0	• •	1-14		RET			
		1815	> NOW TI		•		
	01004	1616	HANDLE:		BC,400H+SW0		
0456		1417	SWLOP	INC	HL.	÷.	-> OSWO
0457		1618		IN	A, (C)		
0459.5		1619		XOR	(HL)	i	COMPARE THE 2
0456		1620		JR	NZ, SWHIT-\$		
		1621		INC	C		
045D	ten Z ,	1322			SWLOP-\$		NO CHANGE
04548		1623		LD	A, B	3	RETURN O
(+47.0)		1424		RET			TEAT TO 100ED
· · · · · · · · · · · ·		1	SWHIT	BIT	4, A		TEST TRIGGER
- (+474.); 		1626		JR	Z, JOYS-\$		NO TRIG MUST BE JOYSTICK
		1627		AND	10H		FILTER OUT TRIGGER
G <b>1</b> 7.7 ;		1628		XOR	(HL)	3	UPDATE VALUE
047.00		1629		LD	(HL), A		
- ((472)) () - ((472))		1630		AND	104		
ल्लारुष्टि होन्द्रदित		1631		LD	B, A		
		1632		LD	A, C		GET PORT NUMBER
- 047.B - - 047.E - I		1633		RLCA	400	i	*2
- 0470 - 1		1634		SUB	OCH		
- 0471 -		1635 1336	la s'./*D :	RET	(HL)		
047		17.37	动的13:	XŬR LD	(HL), A		NO CHANCE IN TOLC OD CTODE OT
047:1		17.84		AND	OFH		NO CHANGE IN TRIG SO STORE ST TAKE OFF TRIGGER
0475		16.39		LD	B, A	,	TAKE OFF TRIGGER
0476		1640		LD	A, C		
0477		1641		RLCA	H) Ç		*2
0478 1		1642		SUB	овн	*	*2
047A (		1643		RET	VPN		
0478 - 0476 - 0475		1645 1646 1647 1648 1649 1650 1651 1352 1653	; B=TIM ; C∓MASH	E BASE < AS 1 SE: TO FER DEC	TIMĘRŞ (HL) NZ	jE	RAM AND IF O RESET IF AND DECR DEC TIMEBASE RESET TIMEBASE
				~~	Then F F bat	•	Construction T = 1 & F Backst Toullis

1305 / NAME: DECREMENT COUNTER TIMERS

•

	- · · -	4,301,503	248
	247		240
	1.557 ; USED	*76543210* , IF BIT IF BIT=0 LEAVE CT# ALL COUNTERS ARE RU	IN IN BOD FOR EASY DISPLAT
6478 5008	1661 TIMEY:		NO OF BITS -> TO COUNTER TIMERS
6430 21004E	1662		RESULTS
041213 (1400)	1663 1664 TIMLÊ:		CHANGE THIS TIMER?
0485 (PD2 0487 100A	1664 TIMLF: 1665	UR NC. FTLP-\$	
6487 71	1666	LD A, (HL)	; GET THE TIMER ; IS IT ZERO ALREADY
0486 FJ	1667		; 13 II ZERO ALKEADI
6488 (006 6400 -0	1668 1669	JR Z,ETLP-\$ DEC A	
- 648E	1670	DAA	
ल्याःशः जन्म	1671	JR NZ,+3	
(0421 - 2 (0427 - 22	1672 1673	SCF LD (HL),A	; STORE NEW VALUE
0493	3 74 ETLP:	INC: HI	
oden obie	lė/	RR D DJNZ TIMLP-\$	; ROTATES IN CARRY FLAG
6492 18410 6496 98004E	1677	LD A, (CUNT)	; COUNTER UPDATE&NUMBER TRACKER
ত্রপার ১৯	1678	OR D	
io4 2i ⊂ DD-1E	1679	LD (CUNT),A	
6496 (17	1 ( 1)	RET	
	1683 , PUR		TIME, TIMOUT AND MUSIC
	- 1684 (; INPU - 1685 (; NG 7	DUCH YOUR REGISTER	s (AF, BC, DE, HL)
	1686 TIE		; ASSUMES YOU PUSH DA REGS ; PRIORITY=TICKS
0480 24F24F	17:37	LD HL,PRIOR BIT 17(HL)	CHECK IF TICKS OVERRUN
6463 UL412 0465 CO	174.83	RET NZ	; RETURN
04A6 CRCE	1690	SET 1,(HL) EX DE,HL	
04AS EB	1691 1692 > *	EX DE,HL SIXTYITH OF A SECOND	) INTERUPT*
04A9 21EA4F	1693	LD HL, DURAT	; NOTE TIMER
04AC 7E	1694	LD A,(HL) OR A	; =O SKIP
04AD B7 04AE 281C	1695 1696	JR Z,SIXY−\$	
04E0 35	1697	DEC (HL)	
04B1 200B 04B3 E5	1698 1699	JR NZ,STAKO-\$ PUSH HL	
0483 E0 0484 DDE5	1700	FUSH IX	; =0 DO NEXT NOTE
04B4 CD1405	1701	CALL MUZĆPU POP IX	; =0 DO NEXT NOTE
0489 DDE1 0488 F1	1702 1703	POP HL	
04BC 180F	1704	JR SIXY-\$	
OABE FD	1705 STAKO: 1706	EX DE,HL BIT 7,(HL)	
0486 CROF 0401 ED	1707	EX DE, HL	
0407 0000	1708	JR NZ,SIXY-\$	
ለቆሮቆ ነው ዕቆሮች ወኔ	1709 1710	DEC A DEC A	; =1 QUIET NOTE
0404 2001	1711	JR NZ, SIXY-\$	
	1712 ; A=0	OUT (VOLAB),A	
0408-10016 0406-10015	1713 1714	OUT (VOLC),A	
0400 000	1715 SIXY:	INC HL	; 1F(TMR60<0)
04CD 5	1716	DEC (HL) UP P.GOUT	; ELZ ONWARD
04CE 1.0205 04D1 - 35	1717 1718	LD (HL),59	, THEN TMR60=59
04DC 1	1719	INC HL	, -> TIMOUT
04D4 CL	1720	EX DE,HL LD HL,KEYSEX	; SET SECONDS UP
040% 11 PF 040% 1111	1721	SET 7, (HL)	
04D0 EF	1723	EX DE, HL	; CHECK IF ZERO
04D1: /E	1724	ÈDIA, (HL) ORA	y UNEUK IN LENG
0400 000 0400 2001	1725 1726	UR 7.GTIMER-\$	
G4DE	1727	DEC (HL)	; DEC TIMOUT
	1728 2.4	GAME TIMER ONCE A SE F (SEC != 0 & MIN !=	=0)
	1729 3 I		

	• • •	4,301,503	
	249	. ,	250
	1730 y 1731 y	IF (SEC == $0$ ) SEC=EC: MIN	
	1732 ;	SEC=59;MIN ELSESEC	
ear :		LSE GAMETIMEUP≕1	
0480 0481 - 1		RE INC HL	i->GTSECS
04E.2	1235 1736	LD A,(HL) INC HL	;IF (SEC!=0 ;->GTMINS
04F 7 4 5	1.737	OR (HL)	; & MIN(=0)
04E4 (111) A4E4 (111)	17.38	JR Z, GTO2-\$	
04E7 10 04E7 10	1739 1740	DEC HL	;->GTSECS AGAIN
04F0 177	1741	LD A,(HL) OR A	; IF (SEC ==0)
04E17 20012	1742	JR NZ, GTO1-\$	
04F1: 0.177 0.11 1: 7	1743	LD (HL),59H	; THEN SEC=59BCD
editi di di	1744	INC HL LD Ar(HL)	;->GTMINS AGAIN
OTEL DE	1.246	DEC A	;MIN
04Ľ0 27 04Ľ4 27	1747	LIAA	
0401 27 0462 1806	1748	LD (HL),A	
04F4 3D	1749 1750 GT01:	JR GOUT-\$ DEC A	
04FS 27	1751	DEC A DAA	; ELSESEC
04F7. 77	1752	LD (HL),A	
04E7 1009 04E9 01104E	1753	JR GOUT-\$	
04FC (1):44	1754 GT02: 1755	LD HL,GAMSTB BIT GSBTIM,(HI)	; ELSE GAMETIMEUP=1
04FE 2802	1756	BIT GSBTIM,(HL) JR Z,GOUT∽\$	
0500 CAFE	1757	SET GSBEND, (HL)	
0502 CHE94E 0505 Chag	1758 GOUT 1759	LD HL FRIOR	
0507 1	1760	RES 1, (HL)	
•	1762 / NAM	E: START MUZCPU	RETURN TO BACKGND OR LO LEVEL
	1763 ; EUR	POSE: TO START MUSI	C PLAYING (ALSO NOISES)
	- 1764 → INP - 1765 → A⇔VI	UTS: HL -> SCORE DICES	
	1766 ; NOT	E: YOU SHOULD LOAD	MUZSP IF YOU DO CALLS
0508 32D44F	1767 MUZSET	LD (VOICES), A	
0508 DD22D04F 050F CDFC05	- 1768 1769	LD (MUZSP),IX CALL MUZSTP	
0512 1803	1770	JR MUZCP1-\$	
		E: MUZCPU	
	1772 ; FURI 1773 ; NOTI	POSE: PLAYING MUSIC	AND NOISES
		E: DURAT=0 WHEN CAL PUT: NONE	LED
	1775 ; *MI	ISIC PROCESSOR*	
		TCH OFCODE	
	1777 ; If 1778 ;	<pre>(OPCODE &lt; SOH) SET NOTE DURATIO</pre>	N ETC
		SE	N EIC
		ITCH (OPCODE & OFO	4)
	1781 ; CA 1782 ;	ISE 80H:	
	1783 ;	IF (MASK=8) STUFF ELSE OUTPUT(MASK)	- SNUBX; PC=PC+9
		SE 90H:	
	1785 ;	VOICES=DATA	
	1786 ; CA 1787 ;	SE AOH: (SP)=DATA IN N	
	1788 , CA	SE BOH:	TBBLE OF OF +1
	1789 ;	SET VOLUMES = DAT	A, DATA
	1	SE COH; SUITCH (MACK)	
	1791 ; 1792 ;	SWITCH (MASK) CASE 9: MPCL=	(MSP++); MPCH=(MSP++); BREAK
	1793 ;	CASE D: (MS	P)=MPCH; (MSP)=MPCL
	1794 ; 1795 ;	CASE 0: IF	(SP)==0 THEN SP++
		CASE 3: MPC=D BE DOH: CALL RELATI	N1816
	1797 ; CA	SE EO: DURAT=DATA	
0514 2ACE4F	1798 ; CA:	SE FO: VOICES=0, POR	TS=0
0517 DD2AD04F	1799 MUZCPU 1800 MUZCP1		LOOK LIKE NORMAL LOOP RETURN
051B 7E	1801 OPLOOP	LD A, (HL)	FETCH STACK POINTER
0510-23 0510-87	1802	INC HL	;->OPERAND, DATA
0510 R7 051E FASB05	1803 1804	OR A	FEST FOR SOH OR MORE
2012 A 12 11 11 10 10 10 10 10 10 10 10 10 10 10		JP M, MOO	
		UNA NOTE OPERATOR	

ł

251 \*

٠

	251	<b>2</b> • <b>2</b>
		LD (DURAT), A
0521 SzE64E	1806	
0524 BAD44E	1807	LD A, (VOICES)
0527 011808	1808	LD BC, SOOH+SNDBX
	-	SRL A , SET NOISE
OSZA EDEF	1809	
0520 2002	1810	JR NC++4
052E ED03	1811	OUTI
		LD B,5 ; -> VIBRATO
0530 0405	1812	
0532 CB3F	1813	SRL A
0534 3002	1814	JR NC, +4
-	-	OUTI ; SET VIBRATO
0536 FDA3	1815	5 NOTCO
0538 07.04	1816	
OSSA CHOF	1817 M81:	SRL A ; CHECK C, B, A
	1318	UR NC, M82-\$
eet all all a factor A		UUTI III III III III III III III III III
105 F 1 1 1 1 1 1 1 1	1::19	SUPPRINT TO THE THE PE MAS IN
of to the	1.520 M815	
	1821	JR C, M83-\$
otia 2 - 007		DEC HL ; RESTORE PC
0544 28	1822	
0545 1804	1823	JR M83-\$
	1824 M82	DEC B
0547 05		INC HL
0548 23	1825	
6142 1445	1826	
0541: 1:7	1827 M83	OR A
		JR NZ, M81-\$
6540 ZOEC	1828	
	1829 ; PLAY	NUTE
054E 36024E	1830	LD A, (PVOLAB)
	1831	OUT (VOLAB),A
0551 B314		
0553 SANS4E	1832	
0556 P 15	1833	OUT (VOLC),A
	1834	JF MUZ999
0558 0 01405		
errap (E. S)	1835 MOO:	
orme p.Ph	1836	JR NC, M01-\$
1 · · · · · · · ·	_[∂37 → S1	TUFF FORT OR SOUND BLOCK
6555F (02.42)	1838	
enation	1839	JR Z, M001-\$
	1840	LD A, B ; SAVE B (VSN)
€E GASTE - LANS		$E_{\rm D}$ DC 04754+SNDRY : B=8, C=SNDBX
o~a 4 - i i 308	1841	LA SMEVT ODCOUL MELEN HIMP
65%7 E688	1842	OTIR ; HL-SNEXT OFCODE WILLY DOWN
	1343	JR OPLOOP-\$
6561 <del>0</del> a.20		- TCOLATE PORT NUMBER
6566 F	1844 MOO1:	POPTS 10H-17H
654D E.30	1845	OR 10H ; FURIS ION-I/H
	1846	LD C.A ; SET PORT REGISTER
054E 0		OUTI
OTTO EDGA	1847	
0572 1 47	1848	JR OPLOOP-\$
	1849 MO1:	JR NZ, M02-\$
0574 1997		CET NEU VOICES
0576	1850	
0577	1851	INC HL
	1852	LD (VOICES),A
0578 0044F		
057B 5 E	1853	
05710 FEB0	1854 MO2:	CP OBOH
	1855	JR NC, M03-\$
057E 0006		
0381 F.69E	1856	AND OFH
0783 14	1857	LD E,A
		INC E
6584 11	1858	
0585 IS E	1859	JR M045-\$ CP OCOH ; SET VOL ETC
0527 6110	1860 MO3:	CP OCOH ; SELVUL ELC
0589	1861	JR NC, M04-\$
0.253		
	1862 ; LOAL	PVOLS
ONCE LING 4F	1863	LD DE, PVOLAB
	1864	LDI ; DONT CARE ABOUT BC
真白の 手の ひょうの	-	LDI
0520 Diano	1865	
6597 1 527	1866 OPLP2	JR OPLOOP-\$
05224 Confe	1867 MO4	JR NZ, M040-\$
		DEC (1X+O) ; DEC STACK TOP
055% 100 5500	1868	
0509A	1869	JR NZ, MO41-\$
•	1870	INC IX
052B 10023		
052D 🖓	1071	
052E 0	1872	INC HL
	1873	JR OPLP2-\$
059F 10F1		CP ODOH ; PC SP STUFF
05A1 FFD0	1374 M040	
653Y3 - 4627	1075	TOOLATE MACK
0565 4701	1::76 M041	AND OFH ; ISOLATE MASK
		CP 9 ; RETURN
01677 13 017	1977	
6562 2606	1070	
05AB 004F00	1879	LD L, (1X+O)
05AE 0023	1880	INC IX
COME DUAR	a si si si si	

•

				4,301,503	
	25	3			254
0580 DD4600	1881	+	LD	H, (IX+O)	
0583 0023	1882		INC		
0505 1000 6007 60	1903		JR	OPLP2-\$	
0587 50 0588 25	1884 1885	M043:	LD INC	E, (HL) HL	; PCL=
6589 57.	1886		LD	пс D, (HL)	; PCH=
05BA 23	1887	•	INC	HL	
OGBB EB	1888		ΕX	DE, HL	SET THE PC
05BC FE04	1889		CP	4	; IS IT A JMP?
OSEE SCRIZ OSEO EDCE	1890 1891	M044	JR DEC	C, OPLP2-\$ IX	; IT IS ; ITS A CALL
0502 10 1200	1892	110-4-4	LD	(IX+0),D	(SP)=PCH
Generative (Proc. Pr	1893	M045	DEC	IX	
01117 (9) 100 5575 - 1	1894		LD	(IX+0),E	; (SP)=PCL
0500 1.31. 8500 1.31	1895	MOR	JR	OPLP2-\$	
070E	1896 1897	M05.	CP JR	0E0H NC₁M06\$	
05760 F. OF	1898		AND	0FH	
09905 0.200	1899		LD	B. O	
65504 (1) 64 Min - 1	1200		LD	C, A	
05405-174 69307, 1377	1901 1902			D, H	
C5107 - 44	1902		ADD	E,L HL,BC	
OBRE L'AL	1204		JR	M044-\$	CALL
OSDA	1905	MÜ6	JR	NZ, M061-\$	
0580 /55624E 0586 6530	1906		LD	A, (PRIOR)	; LEGSTA
ound in the ME	1907 1908		XOR LD	80H (PRIOR) A	
054F4 4.550	1909		JR	(PRIOR),A OPLP2-\$	
05 <b>8</b> 4 (FC)0	1910	M061	CP	OFOH	; REST VOICE (OR SUSTAIN)
OTES LEGEN	1911		JR	Z, MUZSTP-\$	
の印度各一副 の引用 によら9月	1912		LD	A, (HL)	
OTHER AND	1713		LD INC	(DURAT),A HL	; SET DURATION OF QUIET
OTEF OF	1915		XOR	A	
OSEO TERL	1916		OUT	(VOLAB), A	
COF2 13 249	1917		OUT	(VOLC),A	
ल्या ⊂ाज्य	1918 1919	EN MUZ9999:		MUZIC PROCESSO	
	12.0	1102 777.	LD		; SAVE THE PC ; SAVE THE STACK POINTER
613 E. J.	1221		RET		one the other former
	1972	; NAME			
65910 - 73	1929	MUZSTP:		STOR MUZCPU, SE	T PORTS TO O
OFF DESCRIPTION	19,05	110231F.	LD	A (DURAT)∉A	
General 2018	1726		LD	(PRIOR), A	
	19.7		LD	BC, SOOH+SNDBX	
0604 EL 12 0608 ECE	1928		OUT	(C), A	
0/40A (	1929 1930		RET	-2	
		NAME;		T	
	1933	E PURPO		TRANSFER C	ONTROL TO USER STATE TRANSITION
	1934 1935 -	INFUT			CODE FROM SENTRY ROUTINE
		· ; OUTPU		DO IT TABLE A	DURESS
			IPTIO	N: THIS ROUTI	NE IS USED WITH THE SENTRY ROUT
	1938	ì	ITI	S USED FOR DIS	PATCHING TO A STATE TRANSITION
		3	ROUT	INE. THE RETU	RN CODE FROM SENTRY IS USED TO
		1	TRAN	CH THE DUIT TA SFERED. IF NO	BLE. IF A MATCH IS FOUND, CONT MATCH IS FOUND, THE ROUTINE RE
		, , .			MADE UP OF THREE BYTE ENTRYS:
	1943	;	BYTE	0 BIT 7: IF S	ET - DO A MCALL TO THIS HANDLER
		i	BYTE	O BIT 6: IF S	ET - DO A RCALL TO THIS HANDLER
		<b>i</b> :	BYTE	U BITS 5-0: R	ETURNCODE THIS ROUTINE IS TO PR ADDRESS TO TRANSFER TO,
	10.00	; ;	THE	IST IS TERMIN	ADDRESS TO TRANSFER TO. ATED BY A BYTE WHICH IS .GE. OC
060B 70		MDOITB	LD	A, B	
0600 NM 6400 NM		MDOIT:	PUSH		
0600 57 060F 11	1950				OFT OFTION CODE FOR THIS THE
0601 4	1951 I 1952	MEIOITO:	LD		GET RETURN CODE FOR THIS ENTR C = CURRENT ENTRY
064 (1114.0)	1953		CP		LIST TERMINATOR?
064. 07.02	1954		JR	C, MDOIT1-\$	NO - JUMP
0713-01 0715-1	1955 1956		POR	DE i	YES - RETURN
	+ ×.005		RET		

		4,301,503
	255	256
061/2013	1957 -	MDOIT1: INC HL
	1958	AND 3FH
061 <sup>-0</sup> P6	1959	CP D ; NORMAL MATCH?
0616 - 204	1960	JR Z, MDOIT2-\$ ; JUMP IF SO
061	1961	MDOIA: INC HL ; NO MATCH - SKIP OVER
0610 23	1962	INC HL ; GO TO ADDRESS
0415 101E	1963	JR MDOITO-\$
0620-10		MDOITZ: POP DE
0621 14	1965	MDOIT3: LD E, (HL) ; DE = GOTO ADDR
06.201	1966	INC HL
0627	1967	
0624 (1)	1968	EX DE,HL BIT 7,C ; MCALL?
062111022	1969	
06.1 F. 100	1970	
0626 (FC)	1971	
0420 .004	1972	JR NZ,MRCALL∽≸ POP DE ; MUST BE JUMP
06.21 101	1973	POP AF
042E (F 0430 ES	1974 1975 -	PUSH HL
063043	1976	EX DE, HL
(J <i>P</i> ) - 2 - 7 - 7	1977	, RCALL ROUTINE
<b>0</b> 7. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	1978	MRCALL: JP (HL)
4,66	1979	、 水水水水水水水水水水水水水水水水水水水水水水
	1980	; * VECTORING ROUTINES *
	1981	**************************************
	1982	
	1983	; PURPOSE: UPDATE X, Y COORDINATES AND LIMIT CHECK
	1984	; INPUT: IX = VECTOR PACKET
	1985	HL = LIMITS TABLE
	1986	; OUTPUT: C = TIME BASE USED
	1987	NONZERO STATUS SET IF OBJECT MOVED
	<b>H</b> 190313	; NOTES: ; DIIS ROUTINE WORKS WITH A 'VECTOR PACKET', WHICH LOO
	1939	; []]]S RUUTINE WURRS WITH A VECTOR PROKET; WITCH 200 ; ###################################
	1990	
	1991	; %BYTE* CONTENTS * NAME * ; %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
	1992 1993	; * OO * MAGIC REGISTER * VBMR *
	1994	、 水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
	1995	; * 01 * VECTOR STATUS * VBSTAT *
	1996	* 本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
	1997	; * O2 * TIME BASE * VBTIMB *
	1998	* 本本表状形本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
	1999	; * 03 * DELTA X * VBDXL *
	2000	; * 04 * <b>* VBDXH *</b>
	2001	、 李家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家
	2002	; * 05 * X COORDINATE * VBXL *
	2003	; # 06 * # VBXH *
	2004	; ************************************
	2005	; # 0/ # A CHECKS HHOK # #2600000
	2006 2007	
	2007	
	2009	
	2010	
	2011	; * OB * * VBYH *
	2012	大米水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
	2013	; * OC * Y CHECKS MASK * VBYCHK *
	2014	大水东家东水水水水水水水水水水水水水水水水水水水水水水水水水
	2015	
	2016	; OPTIONS BYTE:
	2017	; BIT MEANING
	2018	,
	2019	, 7 VECTOR IS ACTIVE
	2020	, CHECKS BYTE:
	202 <b>1</b> 2022	
	2023	
		O DO LIMIT CHECKS
		THE REPORT OF THE PROPERTY AND A THE ATTAINMENT
	2026	$\Rightarrow$ TARGET ATTAINED (OUTPUT)
	20.20	TE THE VECTOR IS ACTIVE. AND THE TIME BASE IS NUMLER
	. 0.28	THEN THE UPDATE COORDINATE ROUTINE IS CALLED FOR THE A
	2029	AND V PORTIONS OF THE PACKEL.
6	2030	MUTCT: SET PSW7RD. (1Y+CBFLAG) ; SET ZERU FLAU
260 - 101 - 500 OM	26031	BIT VESACT, (IX+VESTAT) ; IS VECTOR ACTIVE?

Torret a	· · · · · · · · · · · · · · · · · · ·	4,301,503
	257	258
in the trug De the course	23632	LD C,(IX+VBTIMB); TIME BASE TO C
18 E E E E E E E E E E E E E E E E E E E	0-2033 2034	LD (IX+VBTIMB),0; ZERO TIME BASE LD (IY+CBC),C ; PASS BACK TIME BASE
15 41 a 1		LD (IY+CBC),C ; PASS BACK TIME BASE RET Z
$\mathbf{O}_{i} = \{i, j, j\}$	2036	LD A,C
Constant of the second se	2037	AND A ; IS TIME BASE ZERO?
en datum. Kender fors open	240 (bg	RET Z ; QUIT IF SO
0746 114 A	2039 2040	LD DE, VBDXL ; ADVANCE TO FIRST
or an otherway.	2041	ADD IX,DE CALL MVECTC ; UPDATE FIRST COORDINATE
0614-116300	2042	LD DE, VBDYL-VBDXL ; TO Y
062-01-14(377	2043	ADD IX, DE
		FALL INTO
	- 2045 / NAM - 2044 / FUR	
	2047 / INP	
	2048 , ' '	' C = TIME BASE
	2049 ;	HL = LIMITS PACKET (IF USED)
	2050 ; OUTI 2051 ;	PUT: NONZERO STATUS SET IF MOTION OCCURED (SHOULD BE SET ON CALL, SINCE IT IS NOT S
	2052 ; NOTE	
	2053 ; TH	HIS ROUTINE OPERATES ON A SUBSET OF THE VECTOR PACK
	2054 ; (BE1	TWEEN L. O. DELTA BYTE AND CHECKS BYTE).
	2055 ; TH 2056 ; IF C	HE DELTA IS ADDED TO THE COORDINATE TIME-BASE TIMES OPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAI
	2057 ; THE	UPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAI COORDINATE IS SET TO THE LIMIT.
	2058 ; WHEN	N THIS HAPPENS, THE LIMIT ATTAINED BIT IS SET
0656 E5 0657 D05601		PUSH HL
065A D05E00	2060 2061	LD D, (IX+VBDCH) ; LOAD DELTA LD E, (IX+VBDCL)
0650 006303	2062	LD H, (IX+VBDC) ; LOAD COORDINATE
0440 DE4E02	2063	LD L, (IX+VBCL)
0663 70 0664 41	2064	LD A,H ; SAVE OLD COORDINATE FOR MOTIO
0665 12	2065 2066 MVECT1:	LD B,C ADD HL,DE ; ADD DELTA TO COORD
0666 LOFB	2067	ADD HL,DE ; ADD DELTA TO COORD DJNZ MVECT1-\$ ; TIME-BASE TIMES
•		MOTION OCCURED?
0660 ja 0660 soon	2069	СР Н
0662 CC04 0660 CC080886	2070	JR Z, MVCT1A-\$ ; JUMP TO SKIP TESTS IF SO RES PSWZRO, (IY+CBFLAG) ; SET MOVED STATUS
		RES PSWZRO, (IY+CBFLAG) ; SET MOVED STATUS LIMIT CHECK WANTED?
066F DDCR0446		
0479 (2031	2074	JR Z, MVECT6-\$ ; MVECT6 IF NOT
0675 00	2075 , PER 2076	FORM LIMIT CHECK LD A,H
047 F	2077	EX (SP), HL
0677 1.	2078	LD B,(HL) ; LIMIT TO B
0678 🗇 🤋	- 2079 - 2080 ; Handli	INC HL
0679 PECE	2080 7 HANDEI 2081	E SLIGHTLY LESS THAN ZERO CASE CP 207 ; MIDPOINT BETWEEN 160 AND 0
067E_3007	2082	JR NC, MVECT2-\$ ; JUMP TO FAIL IF >207
0670 (s): 0670 (s):04	2083	CP B ; DO COMPARE
0680 46	2084 2085	JR C,MVECT2-\$; JUMP ON FAIL LD B,(HL) ; UPPER LIMIT CHECK
0681 1:0	2086	LD B, (HL) ; UPPER LIMIT CHECK
0681 1020	208 <b>7</b>	JR C, MVECT3-\$ ; JUMP ON PASS
0681	2088 MVECT2:	
0605 PD:1003	2089 ; A LIM) 2090	IT WAS EXCEEDED - SET COORDINATE AT LIMIT LD (IX+VBCH),B
0680 0105-0200		LD (IX+VBCL), 0
0600 The D04DE	2092	SET VBCLAT, (IX+VBCCHK) ; SET LIMIT ATTAINED
06%0 F1		VERSE DELTA OPTION SET?
0621 5bi 1044E	2094 2095	POP AF ; CLEAN UP STACK BIT VBCREV, (IX+VBCCHK)
04910 H to	2096	RET Z ; QUIT IF NOT
N/6/ 10		SE THE BIMBO
0624 (16) 0427 (1		LD A, D
04.900 177		CPL LD D, A
0622 /1:	2101	LD A, E
- 0663 - 24 - 5 - 5 - 5 - 5 - 0663 - 24 - 5		
	2103	LD E.A INC DE
07276-1467-300	2105	LD (IX+VBDCL), E ; STORE BACK
06A0 DD7201	2106	LD (IX+VBDCH), D

.

.

		4,301,203	260
	· 259		
06A3 C2	2107	RET	STEP PAST LIMIT
06A4 23	2108 NVECT3:		$\mu$ = COORDINATE AGAIN
06A5 F3	2109		STORE BACK COORDINATES
07.57 1677502	2110 MVECT6:		
66A2 101403	2111		RESTORE LIMITS POINTER
0400-11	2112	RES VECLAT, (IX+VEC	HK) ; CLEAR ATTAINED BIT
OLAD THE BOASE	2113		
06B1 C2			4-
		NT RECTANGLE ROUTINE	**
		++++++++++++++++++++++++++++++++++++++	
	2119 ; NAME:		ASK TO WRITE
	2120 ; INPUT	B = Y SIZE	
	2121	c = x SIZE	
	2122 · · · 2123 · ·	D = Y COORD	INATE
	2123 ) 2124 )	E = X COORD	INALE
A 18 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2125 MPAINT	XOR A	
OABA AF OABA CD4EOB	2126	CALL RELIAI	
0686 EB	2127	EX DE, HL	UNMAGIC THE G** D*** ADDR
0687 CBF4	2128	SEI UNI	
0669 D300	2129	XOR A	
	2130	LD (URINAL), A	; PRIME THE SOB
	2131 ;	LD E, (IY+CBA)	
OGER FINEOS	2132 2133	LD A,C	
0419	2133	RRCA	
oane of oaco of	2135	RRCA	
071 1 1 1 1	2136	AND 3FH	
QAN 1 1	2137	INC A	
06C 8 312	2138	LD D,A DEC D	
0AC 10	1 2139 MPT1:	DEC D JR Z,MPT2-\$	
045	2140 2141	LD A, OFFH	
0/16 #FF	2142	CALL STRIPE	
ольна 14 206. Одань 14 206	2143	JR MPT1-\$	
0601 10	2144 MPT2:	LD A.C	
OADO SUCC	2145	AND 03H INC A	
0AD 1 1	2146	INC A LD C,A	
$040 \pm 0$	2147	XOR A	
04101 64	2148 2149 MPT3:	DEC C	
0810 - 00 0810 - 2020	2150	JR Z, MPT4-\$	
06F	2151	RRCA	
07.5 CT	2152	RRCA ADD A, 11000000B	
0.610 0.0100	2153	JR MPT3-\$	
07419F 1 1 4 2	2154 . 2155 MPT4:	CALL CTOIDE	
04DF 119-204		XÚR A	
06E1 (4		FALL INTO	
	2158 ; STF	RIPE PAINTER	A = DATA E =MASK B = ITERATIONS
		= ADDRESS OF STRICT HL=HL+1 A = CLOBBER	ED
		PE: PUSH HL	
060		PUSH BC	
078	2162 F 2163	In (URINAL))A	
074F 1 4 4 F 4 F	F 2164	LD A, (URINAL+40	
061 G - 19	2165		
07E1	3166 STRP		
OGE of	2167	XÚR (HL) AND C	
0661	2168	XOR (HL)	
OZEL GE OZEL 11	2169 2170	LD (HL), A	
0743 0740 - 19	2171	LD A.L	
	2172	ADD A, BYTEPL	
0101	2173		
66 A (A 20	2174	LD AFH ADC AFO	
OVES LEÓD	2175	LD H/A	
04F7 67	2176 2177	. DUNZ STRP1-\$	
04F8 10F1 04F8 C1	· 2178	POP BC	
OZEB E1	2179	POP HL	
674 C 20	2180	INC HL RET	
674E10 (12	2181	1 38 *	

•

.

			4,301,503
	2	61	262
	218-		■
	-1:36		E ROUTINES *
	210		·····································
	2186		THE GENERAL CALLING SEQUENCE FOR THE WRI
	2187	7 INFUT:	HL = PATTERN ADDRESS
	2188		D = Y COORDINATE
	2189	÷ ;	E = X COORDINATE
	2190	i (	B = Y SIZE
	2191		C = X SIZE
	2192		A = MAGIC REGISTER
	2193		
	2194		THESE ROUTINES ARE NESTED, FOR EXAMPLE
	2195		WRITE, WHICH FALLS INTO WRIT, WHICH FALL
	2196		WRITE FROM VECTOR
	2197		HL = PATTERN ADDRESS
	2198		IX = VECTOR ADDRESS
	2199		
06EF 0107E00	2200	SIDE E	FECTS: BLANK BIT SET IN VECTOR STATUS BYTE
0701 005408	2201		
0704 DAGE06	2202		
0707 INF BOTE	7.293 7. 2208	LI SE	
	2205		
	2206		WRITE RELATIVE
	2207		WRITING RELATIVE PATTERNS
	2208		DE
	2209		PATTERN IS PRECEEDED BY RELATIVE DISPLAC
	2210		(X FIRST, THEN Y) AND PATTERN SIZE
0705° n 15	2211	NWRITR: PL	SH AF ; SAVE MR
0700 TF	2212	L.C	
070F	2213	IN	
070FL;00	2214	AD	D A, E ; ADD TO SUPERIOR X
070F 16	2215	LE	
0710 /P	2216	LD	A, (HL) ; SAME STORY FOR Y
0711 1.3	2217	IN	
0712 00	2218	ALI	D A,D
0713 551	2219	LD	
0714 FI	2220	PO	P AF
	2221	<pre>FENTRY:</pre>	WRITE WITH PATTERN SIZE SCARE-UP
	2222	FURPOSE	WRITING VARIABLE SIZED PATTERNS
	2223	INPUT:	HL, DE, A
	2224	OUTPUT:	DE
	2225	NOTES:	FIRST TWO BYTES POINTED AT BY HL ARE TAK
0715 10	2226 2227	j Murate, i e	TO BE PATTERN SIZES (X SIZE FIRST)
0717	2228	MWRITP: LD	
071 4 4	2229	IN LD	
071	2230	IN	B;(HL); ANDY CHL
•	2231		
	22.32	INPUT:	WRITE WITH COORDINATE CONVERSION HL, DE, BC, A
	2233	OUTPUT	
071⊗ ± 6€ ⊲õA	1234	MURIT: CA	
	2235	ENTRY:	WRITE ABSOLUTE
	2236	/ INPUT:	HL, BC, A AS ABOVE
	2237	i	DE = ABSOLUTE SCREEN ANDRESS
0710 01:77	2238		MRFLOP, A ; FLOP WRITE WANTED?
- 071E - 2034 - 1	2239	UR	NZ; MWRTFL-5 ; MWRTFL 1F SO
0720-0124		BII	MRXPND, A / EXPAND WANTED?
02/2 2011	2241	JR	NZ, MWX
0724 AF	2242		AL? WRITE
0725 65	2243 2244	XOR MWRT: PUS	
0726 05	2245		h BC H DE
0727 47	2246	4-03 LD	
0728 FDD0	2247	LDI	
072A 1.	2248	LD	
0728 D4	2249	POP	
0720 FB	2250	EX	DE, HL ; ADVANCE TO NEXT LINE
072D OF 28	2251	LD	C, BYTEPL
072F 02	2252	ADD	HL, BC
0730 EF	2253	EX	DE, HL
0731 CT	2254	POP	
0732 1411 6753 6	2255		/ MWRT-\$ ; LOOP IF MORE GOODIES
17 - 1 I - 1	2256	RET	
	2207	WRITE EXP	INDED

.

		_		+ 4,301,503	264
	. 263	3			204
67.53.57	2258	MWX :	EΧ	DE, HL	
<b>0</b> 1 5.000	2239	MWX1:	PUSH		
$(0,2,3) \in E^{1,2}$	2260		PUSH		
0 10 F	2261	MUNO		B,C	A distance of the second se
07121 aa	2262	MWX2:	LD INC	A, (DE) DE	
	2263			(HL),A	
- 6 1 90 - 1 - 1 - Al-1	2264 2265		INC	HL	
- Oriana - Oriana	2266		LD	(HL), A	•
6750 6750	2267		INC	HL	
Of d the c	2268			MWX2-\$	
0741 34	2269		LD	(HL), B	
0.45	2270		INC	HL.	
6.11.5	2271		LD	(HL), B	
0714-11	2272		POP	HL	
07416-64-04	2273		LD	C, BYTEPL	
OT 17 PF	2274		ADD	HL, BC	·
0748 000	2275		POP	BC	
0742 1911	2276			MWX1-\$	
0741:3	2277		RET		
	2278				FLOPPED CASE ; EXPANDED FLOPPED WRITE WANTED
0740 (1154	2279	MWRTFL:		MRXPND, A	JUMP IF YEP
0740 . 100	2280		JR	NZ, MWXF-\$	
ormák éd	2281	A DESERVE A	XOR	A	
0.751 0.5	2282	WRFL1:	PU\$H PU\$H		
orta PC America II	2203		LD	B, A	
0753-41	2284	WRFL2:	LDI	ын	
- 10754) Elleren - 😱	2285	WALL2.	DEC	DE	
0757-11 0757-11	2286 2787		DEC	DE	
-0'"a: La5407	2233		JP	PE, WRFL2	
-6.731 + 1.07	2239		LD	(DE), A	; FLUSHETH
0.750 40	2290		FOP	DE	
OPSICEE	2291		EX	DE, HL	; SAME AS NORMAL NOW ON
0754 OL 3	2292		LD	C, BYTEPL	
072.0 0	2293		ADD	HL, BC	
07741-13	2294		ΕX	DE'HL	
07/.2.04	2295		POP	BC	
OTCO: LOPP	2796			WRFL1-\$	
extense i s	7		RET		
	1190			NDED FLOPP	ED ROUTINE
0766 FB	2299	MWXF:	EX	DE, HL	
0767 05	2300	MWXF1:	PUSH		
0768 E5	2301		PUSH		
0769 41	2302	MUVEO.		B, C	
076A 1A	2303	MWXF2:	LD INC	A, (DE) DE	
0740 10	2304 2305		LD	(HL),A	
07/0 77	2305		DEC	HL	
6740 20 6741 77	2307		LD	(HL), A	
076F 2B	2308		DEC		
0761 2D 0770 10F8	2309			MWXF2-\$	
0772 70	2310		LD	(HL),B	
0773 28	2311		DEC	HL	
0771 10	2312		LD	(HL),B	
0771 1 1	2313		POP	HL	
077 - AL, B	2314		LD	C, BYTEPL	
6071 for a service of the	2315		ADD	HL, BC	
077	2316		POP	BC	
0776 - Els	2317			MWXF1-\$	
67275 - SC	2318		RET		
	2319	i name		BLANK	FROM VECTOR
	2320	, PURF			WITH INFO LOAD FROM VECTOR
	2321	i INFU	JT :	IX = V	
	2322				SIZE
	2323		- <b>A</b> .	D = Y	OUTINE BLANKS TO 00
	2324	; NOTE	18:	TUIC D	OUTINE INTERROGATES THE BLANK BIT
	2325	;		1713 8	FRAINS FROM BLANKING IF NOT SET
	2326 2327	;			WAS SET, IT IS THEN RESET
67.20 4.4.4 10176			BIT	VEBINK. (T	(X+VBSTAT) ; IS BLANK BIT SET?
- 0701 (c.	2329		RET	7	; QUIT IF NOT
0701 50 D01B4			RES	VEBLNK, (Í	(X+VBSTAT) ; KILL BLANK BIT
6755 blandE	2331		LD	H, (IX+VBC	AH) ; LOAD BLANK ADDRESS
070 194F0E	2332		LD	L, (IX+VBÓ	
-					

						4 201 50	2	
			2	65		4,301,50	3	266
	<b>07</b> 0a	140 200	76 2333'	<b>.</b>	BIT			266
	07:00		2334		JR	Z, MVBLA1-4		MR); IS FLOP SET? JUMP IF NOT
		<b>Ч</b> .	2335		LD	A, E		X SIZE TO A
		EFOLA	2336		NEG			TWOS COMPLEMENT AND ADD 1
	07%% 07%6		2337		INC			•
		and F	2338 2339		LD	C, A		
	07.2	•••	2340					
			2341		GIC TI	HE BLANK ADD	; IBECC	USE TO BACK UP SCREEN ADDRESS
	075		2342	MVBLA1	:			
		+14-4	2343		SET	6, H		
	UZ18	N., 480	2344		LD	B, O	;	ASSUME BLANK TO ZERO
			2345 2346	i NAMI		BLANK A	REA	
			2347	; PURI ; INPL		SETTING	NX	M REGION TO CONSTANT
			2348	j INC.	012	HL = BL E ≖ X S		ADURESS
			2349	3		D = Y S		
			2350					FILL WITH
	) <b>7</b> ∿["		2351	MBLANK:	LD	A, BYTEPL		COMPUTE LINE INCEMENT
	07A6 07A1		2352		SUB			
	0767 0762		2353		LD	C, A		
	026 ÷		2354	MUL AND	LD	A, B	1	A = DATA TO FILL WITH
	57A4		2356 2356			B,E (HL),A		
	07A5		2357	nechnz.	INC	HL		
	D7A6		2358			MBLAN2-\$		
	27A8		2359		ADD	HL, BC		
	07A9		2360		DEC	D		
	97AA 97AC		2361		JR	NZ, MBLAN1-	\$	
•	27140		2362	NAME:	RET			
	·,					RESTORE		
	,			- 7 - XINI QI - 7	•		KEEN Ve ai	ADDRESS TO RESTORE TO REA ADDRESS
_			2366	> NOTE:		SIZES A	REL	DADED FROM THE SAVE AREA
	7AD		2367	MREST:	EX	DE, HL		
0	78E -	46. 55. (	2368		LD	C, (HL)		
o o	780 780	/ 1 ∴	<b>2369</b> 2370		INC	HL .		
	TRE .		2371		LD INC	B,(HL) HL		
	782.0		2372		SET	6, D		MAKE SUDE UE ADE NONMAGES
	71:4 4		2373		XOR	A	,	MAKE SURE WE ARE NONMAGIC
	765		2374	MREST1:	PUSH	BC		
	766 J 787 2		2375		PUSH	DE .		
	782 / 788 /		2376		LD	B, A		
	TDA P		2377 2378		LDIR			
	11 <b>1</b> 1-1		2379		POP	DE, HL. HL		
	7 <b>1</b> :0		2380		LD			
	ZBE (		2381		ADD	HL, BC		
	7DF F 2CO F		2382		EX	DE, HL		
	200 F 201 F		2383 2384		POP	BC		
	TO I		2385		RET	MREST1-\$		
			2387			***	****	
			2036	👉 🕴 CHA	RACTE	R DISPLAY R	онтт	NES #
			1 8317 Colorado	1 计标件分析	*****	*****	****	****
			2390 2391	> NAME:		DISPLAY		
			2391	PURPO     INPUT		MESSAGE	DIS	PLAY
			2393	1 10-01	•		- Υ ( Στης	COORDINATES
			2394	- -		HL = STF IX = FON	VING	ESCRIPTOR
			2395	i OUTPU	Τ:	DE ALTE	RED	AS IN DISPLAY CHARACTER
			2396	; STACK	USE:	4 BYTES	(EXC	LUDING USE BY SYSPOUL
			2397	; EXPLA	INATI	UN: AS EACH	CHAR	RACTER IS BROUGHT IN. IT
			2398 2399	1 15 IES	STED I	FOR BEING A	LIST	TERMINATOR ( CHAR - A)
			2400	TEST	IS REI	PFATED FOD T	-MHKF	ACTER IS CALLED AND THE MEXT CHARACTER. THUS
	_		2401	A NULI	STR	ING IS HANDL		IEXT CHARACTER. THUS
	C4 7E			TRNEW: L		λ, (HL)		ET CHARACTER
	05 A7 04 C8		2403			4	÷В	E IT A TERMINATOR?
	26 1.28 37 F.A		2404 2405				; Q	UIT IF SO
	50 F.		2405			1. STRD1	i D	ISPLAY IF ALT FONT
070	a so	<u>06</u>	2407			54H IC: STRD2-6		UCK IN STRING?
076	SE ∩D					ISPCH		UMP IF YES HOW CHAR
				-				

.

.....

•

		4 201 502	
	<b>-</b>	4,301,503	268
	267		VANCE TO NEXT CHAR
0 <b>70</b> 1 20	2409		D LOOP
0700 3060	2410	On Otter	KE SUCK MASK
0704 6247	2411 STRD2:	HAD IVIII-	
0754 P	2412		
07DN N	2413	INC HL	
0708 + 5	2414	EX DE,HL CALL MSUCK1	
0 <b>70</b> ° - 66300	2415		
07 <b>D</b> E - 16800	2416	JR STRNEW-\$ ; GC	) AFTER NEXT' CHARACTER
OTOF FREE	2417	******	
	2418 ; ****	ARACTER DISPLAY ROUTINE	*
	2419 ; * CH 2420 ; ****	***	<b>**</b>
	2421 ; INFL		
	2422 ;	C = OPTIONS	
	2423 (	D = Y COORDIN	ATE
	2424	E = X COORDINA	ATE
	2425	IX = FONT DESC	
	2426 ;	(ONLY IF ALTE	RNATE FONT USED)
	2427 / OUTF	UT: DE UPDATED TO	POINT AT NEXT CHARACTER FRA
	2428 ; NOTE		TE IS FORMATTED AS FOLLOWS:
	2429 3	BITS CONTENTS	
	2430 🔰		CYDANCION
	2431 4	0-1 OFF COLOR FOR 2-3 ON COLOR FOR	EXPANSION
	2432 )		EXPANSION
	2 <b>4</b> 33 i	4 OR OPTION S XOR OPTION	
	2434 ;		ACTOR (N+1)X
	2435		
	2436	ACTEDS RETWEEN 1 AND 1F	H, AND BETWEEN 81H AND 9FH
		ANTERPRETER AS TAR FHAN	
		SOO OFFICIENTED BY D AND	E IU BE SPACED OVER IN
		NACTEDE DETWEEN 20H ANU	THARE TAKEN HO KEI EKENOLU
	2443 / DET	WEEN OACH AND OFFH REFER	IU THE OSER SOFTERED THE
	1.4.4	DATED FONT THIS FONT	IS DESCRIPED BY M FUND
	2445 / DES	CRIPTOR TABLE OF THE FOL	LOWING FURMAN
	2446 / ***	李本宗教学家李本子学校学校李本学校李本学校李本学	***
	<u>2447</u> ; * C	* BASE CHARACTER VALUE	* ****
	2448 ; ***	·····································	**
	<b>4</b>	* X FRAME SIZE	****
	1.100	* Y FRAME SIZE	*
		· 本 本 「JUHIE OITE	***
	0.050 #	* X PATTERN SIZE (BYTE	s) *
	2453 / * 3	****	***
	2455	* Y PATTERN SIZE	*
	2456 ; ***	***	***

•

	2456	i	¥	**	**	****	****	*****	***	****
	2457		¥	5	¥	PA1	TERN	TABLE		*
	7450	:	*	6	¥	- F	ADDRE	SS		*
	2459	÷	¥	**	**	*****	*****	*****	***	****
67E4	2460	Ē	1S	PCI	H:	PUSH	BC			·
OTEL 15	2461					PUSH	HL			
						PUSH	IX			
0785 A	2463					AND	Α			
0"F7	144					JP	M, DI	SCH1	i	JUMP IF YES
0.T <sup>2</sup> 10602	3345					LD	IX, S	YSENT		_
- 67Ph 12 - 6	2466	n	19	сн		CP	20H		;	IS CHAR < 20H?
75 <b>701</b> - 26614	5.4.4 <b>7</b>		•		• ·	JR	NC, D	ISC1B-\$	i	JUMP IF NOT
07E1 1	244.8	n	19	<b>C</b> 1	A:	PUSH	AF		i	LOOP TO SPACE OVER
6761 - SROS	244.9	•••				CALL	NYTE	RM		
67 <b>6</b> 5, 11, 1600	2470					CALL	FINE	1L3	j	STORE IT BACK
OTES 11	2471						AF			
07 <b>0</b>						DEC	A			×
erra 25						. 18	NZ, D	1SC1A-\$		
67 <b>26</b> 6						100	DICC	<u>~us_</u> €		JUMP TO EXIT
ATTE 112 400			918	SC 1	В:	SUB	(1)	FTBASE)	i	SUBTRACT BASE CHAR
	2476					LD	E, A			
0002 1 - 0						LD	D, O			
0004 0000						LD	HL, (	)		
0007 0-0003						LD	- C+ C	IX+FTBYTE	E)	; MULTIPLY CHARACTER
00004 30 6004			'nΤ:	SCF	12:	LD	в, С	IX+FTYSI	Z )	BY PATTERN SIZE
0300 03000	2/131	ī	ΠI:	SCI	13:	ADD	HL, I	DE		
00000 - 4 0	2482	•				DUNZ	DIS	CH3-\$		
0010						DEC	C ·			
ONDER STORES	2.400									

*,* ·

	<b><u>2</u>69</b> 4,301,503 <b>270</b>
0011 997	2434 JR N7. DISCH2-4
0813-1106	
0017.004665	LD E, (IX+FTPTL)
0817	P487 ADD HL, DE
	2488 ; COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
	2489 ; AND SAVE
00 <b>11</b> 000	
001E segund	2492 LD B, (IX+FTYSIZ)
077L	2493 DISCH4: PUSH BC
0022 th	2494 PUSH HI
0823 - taunos	2495 CALL WRTLIN
6826-14	2496 POP H
0827 BUHEOR	2497 LD C, (IX+FTBYTE); STEP TO NEXT LINE OF PATTERN
0024	
0828 ( )	2499 POP BC
0020 FD7E05	2500 LD A, (IY+CBD) ; ADVANCE Y COORDINATE
00.91 (c) 60.00 (c) (c) (c)	
0000 FD7705 0003 10EC	
0835 D1	2003 DUNZ DISCH4-\$
	2504 POP DE ; RESTORE NEW POSITION
0836 CDF40C 0839 DDE1	UHLL FINDLA I STUEE DE DACK INTO CONTRUM
0838 E1	
0836 E1 0830 C1	2507 POP HL
083D C9	2508 POP BC
2000-311 - C. S.	2509 RET
	2510 ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION C
	TITE HOUL BY LE FRUM CUNTERT SAVE APEA
083E FD7E06	3512 , OUPDI: B, A = ITERATION COUNT
0841 07	OF A DE HITTEDE , OF MODE BYTE
0842 07	
0343 F603	
0845 50	A SULATE ENLARGEMENT FACTOR
$084.5 \pm 17$	
0047 GE	
0.948 27 0	2019 XOR A
<b>664</b> 5 eg	
0846 (OPD	2522 DUNZ DOLOTI-\$
0840 A7	2\$23 LD B,A
0840 C.A	3524 RET
	2525 ; SUBROUTINE TO UPDATE COOPDINATES TO DOLLAR AR VIEW
	2527 ; INPUT; COORDINATES TAKEN FROM ODD ODD IN ANYTHING
	2528 ; OUTPUT: UPDATED COORDINATES RETURNED IN D AND E
	2529 / A.B. = CLOPPEPER CONNED IN D AND E
084E CRSE08	THE TIP ATTACK CALLUSE I NET TIPATION COUNT
0851 48	2530 NATERM: CALL DELETB ; GET ITERATION COUNT 2531 LD C, B ; SAVE
0852 505605	2532 LD D. (IY+CBD) : GET V COOPD
0855 17E04	2033 LD A, (IY+CBE) ; GET Y COOPD
0358 008601	2334 NXTER1: ADD A, (IX+FTESX) ; ADD X ERAME STAR
085B inpg	LUNA NATERI-S : 244ENLADGE TIMES
085D FFAD	2536 CP 160 ; PAST RIGHT SDEE OF SORESHIP
085F 3309	2537 JR C, NXTFR3-s
0841 26	2538 LD A, D
0862 11 6070 provine	2339 LD B,C
0863 068602	2540 NXTFR2: ADD A, (IX+FTFSY); YEP - ADVANCE VERTICAL
0846 TOFB	DONZ NATERZ-S
0868 1.7	2542 LD D.A
0889 AF 0040 N	2543 XOR A
00000 - 100 00000 - 1	2544 NXTFR3: LD E.A
Contraction Contraction	2545 RET
	2596 ; SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
DOLD IN SHA	$\frac{2948}{100}$ ; ENTRY: HL = SOURCE IX = FONT TABLE
0040-26-11;63 6276-5-5-6	2548 ; ENTRY: HL = SOURCE IX = FONT TABLE 2549 WRTLIN: LD C, (IX+FTBYTE)
0075 0000	2048 ; ENTRY: HL = SOURCE IX = FONT TABLE 2049 WRTLIN: LD C,(IX+FTBYTE) 2050 LD B,0
0846 0400 0871 0064	2048 / ENTRY: HL = SOURCE IX = FONT TABLE 2049 WRTLIN: LD C, (IX+FTBYTE) 2050 LD B,0
0548 0000 0371 0005 0570 81010000	2548JENTRY: HL = SOURCE IX = FONT TABLE2549WRTLIN: LD C, (IX+FTBYTE)2550LD B, 02551PUSH IX2552LD IX, 0
6648 6700 6871 6665 6872 86010000 6877 14789	2548JENTRY: HL = SOURCE IX = FONT TABLE2549WRTLIN: LD C, (IX+FTBYTE)2550LD B, 02551PUSH IX2552LD IX, 02533ADD IX, SP
6648 600 0871 0005 0670 81010000 0677 1409 0879 0005	2048       JENTRY: HL = SOURCE IX = FONT TABLE         2549       WRTLIN: LD C, (IX+FTBYTE)         2050       LD B,0         2051       PUSH IX       J CAPTURE STACK POINTER         2552       LD IX.0         2554       PUSH IX       J SAVE CAPTURED STACK
6648 6600 0871 0005 0670 80010000 0677 1439 0872 0005 0878 14	2548JENTRY: HL = SOURCE IX = FONT TABLE2549WRTLIN: LD C, (IX+FTBYTE)2550LD B, 02551PUSH IX2552LD IX, 02533ADD IX, SP

-		
T	77	,
Ζ.		<u> </u>

÷.

	271	4,301,505	272
ine George de de s	2471 273 (7		
- 09 9 0 0 1 0 1 0 - 09 9 0 0 1 0	2144	LD A. 08H	; SET EXPAND BIT
- 104 (104) - 400 (104) - 104 (104) - 400 (104)	1111	OLT (MAGIC), A	
0.004 1124 06	25740		; GET CONTROL BYTE ; ISOLATE ENLARGE AMOUNT
6887 FUED	2561		; JUMP IF ZERO
-0889 2021	2562	JR. Z,WRTL3-\$ RLCA	, oon in the
0880-07 0805-07	2563 256 <b>4</b>	RLCA	
	2065 WRTL1:	EX DE, HL	· · · · · · · · · · · · · · · · · · ·
OBSE NZ	2066		CLEAR CARRY BIT
OCOF FD42	2067	020	; COMPUTE STACK FRAME SIZE
0891 Frenz	2568	SBC HL/BC LD SP/HL	; SEIZE STACK SPACE
0895 EP 0895 - EP	2569 2570	RES 6/H	; MAGICIFY THE ADDRESS
- 16月24日 - 1773日 - 市政者 学校	2571	PUSH AF	
0.007	2572	LD B.C	
če <sup>r t</sup>	2573 WRTL2		; GET SOURCE BYTE
	2574	INC DE LD (HL),A	; EXPAND IT
5 (A) 75 (S)	2173 2176	LD (HL),A INC HL	
n en la stalland. E effektive	2377		; FLUSHETH
n an	2578	INC HL	
ōć: 1	2079	DUNZ WRTL2-\$	
ē ,	(1580)	SLA C	
•	2581	POP AF LD HL,0	; CAPTURE STACK TOP AGAIN
	al de la companya de	LD HL,O ADD HL,SP	
n an	4		; SET DE=HL
	743.4T	LD E.L	; FOR NEXT DEST COMBO
C 2 1	* 2586	DEC A	ì
Contract in a second	25637	UR NZ, WRTL1-\$	
	- 21689 ; NUW 122649 - WRILS	DO WRITE TO SCREEN : CALL DOLOTB	GET ITERATION COUNTER
	- 2069 - WRILS - 2190	CALL DELOAD	
	2021	LD A, (IY+CBC)	
	ad et al.	QUT (XPAND),A	
C · · · ·	1999 - B	AND 030H	
odanik ( )	2594	OR 8	
enter da. Perte tr		CALL RELTA EX DE, HL	
OCPE 12	2598 2597 WRTL4		
Gradie - A	267/8		
44 pr 4 - 1 1	2511-152	PUSH DE	×
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	i 2⊖OQ	PUSH HL	
	- 2601 2702 - <b>MRTLS</b>	LD B,C	
€eren∄ estan an 11. €da t	COUL MINING	INC DE	
t see		LD (HL),A	
6. s. *	and the	INC HL	
0 1 C	and the	LD (HL),A	
€er e r	the second second	INC HL DUNZ WRTL5-\$	
Karena Karena arria (Janaka)	2645) 26454	LD A, (IY+CBE)	; IS FLUSHOUT NEEDED?
and the second sec	2640	AND 03	
reard 1	Dec 14	JR Z, WRTL6-\$	; JUMP IF NOT
CONTRACT: 174	2612	LB (HL),B	; STEP TO NEXT LINE
och4 Eilige		LD CUBYTEPL	A SIEF TO NEXT CINE
en fin de la transformente de l Recentration de la transformente	27. <b>1.4</b> 27.115	ADD HUJBC	
100-110 - 400 100-110 - 400	2616	FOF IG	
Partel 4-1	264 Z	POP BC	
009A E1	2618	POP AF	
OSDE D30C	2619	QUT (MAGIC),A DJNZ WRTL4-\$	
0000 10E0 0000 00E0	2620 2621	LD SPIIX	RESTORE STACK
0806 0069 6061 014 1	2622	POP 1X	
na kana ang br>Kana ang kana	2623	RET	
	2625 ; 2626 DEFC 2627 2628 2629	HR - MACR #A, #B, #C, #D, DEFB #A DEFB #B DEFB #B DEFB #C	RACTER PATTERN TABLE ENTRY #E, #F, #G
	1420140	DEFB #D	

I.

273		
- andi	DEFB	#E
and and	DEFB	#F
. 14 •	DEFB	#G
1. A.T.	ENDM	

	LAR	GE CHARACTER SET (8 X 8)
Central 1	ABY LRGCHR	
0.51	(,	DEFCHR 000H, 000H, 000H, 000H, 000H, 000H, 000H ; SPACE
069 C	1 (m. 17	DEFCHR 020H, 020H, 020H, 020H, 020H, 000H, 020H ; !
OCH I	2640	DEFCHR 050H, 050H, 050H, 000H, 000H, 000H, 000H ; "
OF Der s	2641	DEFCHR 048H, 048H, 0FCH, 048H, 0FCH, 048H, 048H; #
0.50	2642	DEFCHR 020H, 078H, 080H, 070H, 008H, 0F0H, 020H ; \$
O. The second se	. 동작 3	DEFCHR OCOH, OCSH, O10H, O20H, O40H, O98H, O18H ; %
Cence The second	2644	DEFCHR 060H, 090H, 0A0H, 040H, 0A8H, 090H, 068H ; &
eest oost	. 645	DEFCHR 060H, 060H, 060H, 000H, 000H, 000H, 000H ; ' DEFCHR 010H, 020H, 020H, 020H, 020H, 020H, 010H ; (
Den (	2646 2647	DEFCHR 010H, 020H, 020H, 020H, 020H, 020H, 010H ; ( DEFCHR 040H, 020H, 020H, 020H, 020H, 020H, 040H ; )
0 <sup></sup> .	2004 2 2724 8	DEFCHR 000H, 028H, 070H, 008H, 070H, 0A8H, 000H ; *
62.53	2649	DEFCHR 000H, 020H, 020H, 0F8H, 020H, 020H, 000H ; +
0	2007.2 2020	DEFCHR 000H, 000H, 000H, 060H, 060H, 020H, 040H ;
000	24501	DEFCHR 000H, 000H, 000H, 0F8H, 000H, 000H, 000H ; -
021	7652	DEFCHR 000H, 000H, 000H, 000H, 000H, 060H, 060H ; .
07.1	2453	DEFCHR 000H, 008H, 010H, 020H, 040H, 080H, 000H ;
057	27.54	DEFCHR 070H, 088H, 088H, 088H, 088H, 088H, 083H, 070H ; 0
OPP 4	2455	DEFCHR 020H, 060H, 020H, 020H, 020H, 020H, 070H ; 1
C.C.	Sec. Sec.	DEFCHR 070H, 088H, 008H, 070H, 080H, 080H, 0F8H ; 2
€e° .	24577	DEFCHR 070H, 088H, 008H, 030H, 008H, 088H, 070H ; 3
2011 T. N	2.5°.43	DEFCHR 010H, 030H, 050H, 090H, 0F8H, 010H, 010H ) 4
0.11	a hard the	DEFCHR OFSH, 080H, 0F0H, 00SH, 00SH, 08 <b>SH, 070H</b> ; 5
£ # 1 / 1	2660	DEFCHR 030H, 040H, 080H, 0F0H, 088H, 088H, 070H ; 6
Caller of L	2661	DEFCHR OFSH, 00SH, 010H, 020H, 040H, 040H, 040H ; 7
0.4	26.452	DEFCHR 070H, 088H, 088H, 070H, 088H, 088H, 070H ; 8
02	1663	DEFCHR 070H, 088H, 088H, 078H, 008H, 010H, 060H / 9
0763 - 6947	2004	DEFCHR 000H, 060H, 060H, 000H, 060H, 060H, 000H ; :
0.01	1445 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977 - 1977	DEFCHR 060H, 060H, 000H, 060H, 060H, 020H, 040H ; ; DEFCHR 010H, 020H, 040H, 080H, 040H, 020H, 010H ; <
о ул Суд	24.645 1.77	DEFCHR 010H, 020H, 040H, 080H, 040H, 020H, 010H ; < DEFCHR 000H, 000H, 0F3H, 000H, 0F8H, 000H, 000H ; =
CT-14		DEFUNR 040H, 020H, 010H, 008H, 010H, 020H, 040H ; >
DOM: N	a second a s	DEFCHR 070H, 020H, 010H, 008H, 010H, 020H, 020H, 020H ; ?
0.5.4	2670	DEFCHR 070H, 088H, 088H, 0A8H, 088H, 088H, 080H, 078H ; @
0208	2671	DEFCHR 070H, 088H, 088H, 0F8H, 088H, 088H, 088H ; A
0902	2672	DEFCHR OFOH, 088H, 088H, OFOH, 088H, 088H, OFOH ; B
<b>025</b> 2	. 2673	* DEFCHR 070H, 088H, 080H, 080H, 080H, 088H, 070H ; C
09E0	2674	DEFCHR OFOH, 088H, 088H, 088H, 088H, 088H, 0FOH ; D
07E Z	2475	DEFCHR OF8H, 080H, 080H, 0E0H, 080H, 080H, 0F8H ; E
0.Mr.E	2676	DEFCHR OF8H, 030H, 080H, 0E0H, 080H, 080H, 080H ; F
0565	2677	DEFCHR 070H, 088H, 080H, 080H, 098H, 088H, 078H ; G
0260	2678	DEFCHR 088H, 088H, 088H, 0F8H, 088H, 088H, 088H ; H
0A03 0A0A	2679	DEFCHR 070H, 020H, 020H, 020H, 020H, 020H, 070H ; I
0001	2680	DEFCHR 008H, 008H, 008H, 008H, 008H, 088H, 070H ; J
0118	2681 2682	DEFCHR 088H, 090H, 0A0H, 0C0H, 0A0H, 090H, 088H ; K DEFCHR 080H, 080H, 080H, 080H, 080H, 080H, 080H, 0F8H ; L
0616	2683	DEFCHR 080H, 080H, 080H, 080H, 080H, 080H, 080H, 0F8H ; L DEFCHR 088H, 0D8H, 0A8H, 0A8H, 088H, 088H, 088H ; M
0617	<u>? 584</u>	DEFCHR 088H, 0C8H, 0A8H, 098H, 088H, 088H, 088H ; N
$\Theta_1 \subset F_1$		DEFCHR 0F8H, 088H, 088H, 088H, 088H, 088H, 088H, 0F8H ; 0
Ф <u>с</u> . 1	24.36	DEFCHR OFOH, 088H, 088H, 0FOH, 080H, 080H, 080H ; P
646 († 1	2687	DEFCHR 070H, 088H, 088H, 088H, 0A8H, 090H, 068H ; Q
<b>C</b> 5.1	2448	DEFCHR OFOH, 088H, 088H, 0F0H, 0A0H, 090H, 088H ; R
0630	2689	DEFCHR 070H, 088H, 080H, 070H, 008H, 088H, 070H ; S
0770	2890	DEFCHR 0F8H, 020H, 020H, 020H, 020H, 020H, 020H ; T
OCT CT	2.4×1	DEFCHR 088H, 088H, 088H, 088H, 088H, 088H, 088H, 070H ; U
eg na l	26.42	DEFCHR 088H, 088H, 088H, 050H, 050H, 020H, 020H ; V
6, 5 6616	2653 · · · · ·	DEFCHR 088H, 088H, 088H, 0A8H, 0A8H, 0D8H, 088H ; W
0670	2653 54.05	DEFCHR 088H, 088H, 050H, 020H, 050H, 088H, 088H ; X
00.75	2673 2674	DEFCHR 088H, 088H, 050H, 020H, 020H, 020H, 020H ; Y DEFCHR 0E8H, 008H, 010H, 020H, 040H, 080H, 059H ; 7
Ofest	2692	DEFCHR 0F8H, 008H, 010H, 020H, 040H, 080H, 0F8H ; Z DEFCHR 070H, 040H, 040H, 040H, 040H, 040H, 070H ; C
eane	2698	DEFCHR 070H, 040H, 040H, 040H, 040H, 040H, 040H, 070H ; [ DEFCHR 000H, 080H, 040H, 020H, 010H, 008H, 000H ; \
Gi at	2699	DEFCHR 070H, 010H, 010H, 010H, 010H, 010H, 070H ; ]
<b>6</b> 7 - 27	2700	DEFCHR 020H, 070H, 0A8H, 020H, 020H, 020H, 020H, 020H ;
on en	2701	DEFCHR 000H, 020H, 040H, 0F8H, 040H, 020H, 000H ; +
Cala) S	2702	DEFCHR 020H, 020H, 020H, 020H, 0A8H, 070H, 020H ; DOWN
OGGE	220.3	DEFCHR 000H, 020H, 010H, 0F8H, 010H, 020H, 000H ; RIGHT
oone	2704	DEFCHR 000H, 088H, 050H, 020H, 050H, 088H, 000H ; MULTI

•

			4,301,503	
	275	5		276
01997 - S	2205	<b>F</b> EFI	30	
66216	276e	- DEFI	3 20H	
OF PD	27.07	DEFI	30	
OF THE	2798	DEFI	3 OF8H	
66230 GC	2709	DEFI	3 0	
OVER 19	2210		3 20H	
	2714	→ ** LAST BY	TE OF DIVIDE	IS ZERO, WHICH HAPPENS TO BE FIR
	2212	BYTE OF	<b>-</b>	
	22/17	, SMALL CHA	NRACTERS (4 X	6)
<b>C</b> GUL	274 F	SMLCHR		· · · · · · · · · · · · · · · · · · ·
4-614°	1241	DEFS	2. 000H1 000 <b>H1 00</b>	00H,000H,000H ; SPACE
Conce (Friday 1	2111	NHJUNP: POP	IX	
ora o E	2713	EX	(SP),HL	
6667 BB 7	2719	JP NUME COM	(IX) Junař Leuxi center	TO ACC11
	. 1		VERT REY CODE.	10 HOCII
			SANE KEY CODE	
	2723		≪ET CODE ≈ASCII EQUIVAL	CNIT
	2724 + 2725		E LOOKUP	
A. 9. 7 1 1	2726	HOW: TABLE		
6869 6867 10	2727	LD	C, B	
	2723		B, 0	
-0666-0200 -0666-2410508-	2729	LD	HL, KCTATB	
- Caralle - 2010 - 6008 - Caralle - 6016	2730	ADD	HL, BC	
07406 25	2731	LD	A, (HL)	
GAD1 ED7709	2732	QFROG: LD	(IY+CBA), A	
00514 6 2 4	2733	RET		
1				
0205	2735	KCTATB:		
65465	27 36	DEFI	в ′ ′	; SPACE
1 .	1147	DEFI	B 1C1	; BULLET
10 to 1	7 63	DEFI	B SEH	UP ARROW
2 <b>1</b> 2			B SCH	; DOWN ARROW
1.1.1.	2.10	DEFI	B 1%1	ال ا
A STATE OF A	- 11	DEFI	B (R)	RECALL
nooper to	. 242	DEFI	B 'S'	; STORE
alan ta 👘	2143		BAA	; FLUS-MINUS
2000 de la compañía d	2244		B ///	; DIVIDE
1. 1. I.I.	10.15		B (7)	
(* 14) (* 14)	2:467		B 181 D 101	
- Set Dec	1// 17		B /9/	TIMES
- Cual I - Cual I	2748		B 1*1 B 141	; TIMES
oren in de la composición de la composi La composición de la c	2249 750		β 4 β 151	
	2751		B ~6^	
ni f			B /-/	; MINUS
04	2.45.3		B /1/	
COLUMN TO COLUMN	22.4	DEF.	B 121	
107 df 11	2266	DEFI	Б /З/	
2.2.3	1.1.4	DEFI	B /+/	; PLUS
ogan ja	2257	, DEFI	B <b>′&amp;′</b>	; CE
4.4 F 12	1. 63	DEF	B 101	
6-01-F		DEF	B 7. 7	; POINT
(64 F 1) - 5 - 5	2760	DEF	B /=/	; EQUALS
		> NAME:	FILL AR	
		PURPOSE:		ION OF SCREEN TO CONSTANT VALUE
		INPUT:		A TO FILL WITH
		;		MBER OF BYTES TO FILL
	- m. h	·		ARTING ADDRESS OF REGION TO FILL
2.9 F - F - F - F - F - F - F - F - F - F				CTHEE BYTE
A A F A ME		MFILLI: LD		; STUFF BYTE ; BUMP HL, DEC BC
enne staat Heft - Eaglethe	21.19 1.19	CPI		, DUMP NE, DEC DC
oran in tartana. Tura tar		JP DET		
• • • • •	2771	RET I NOME:		E TO ABSOLUTE
		FURPOSE:		ATE CONVERSION
		INPUT:		OORDINATE
	2776			OORDINATE
	2777	۔ لر		IC REGISTER VALUE TO USE
		OUTPUT:		SOLUTE ADDRESS
	2779			IC REGISTER TO USE

•

		4,301,503	470
	277		278
		C ENTRY POINT	
OAEA CDOBOB		CALL RELTA	
0AF2 1005	2782	JR MRELAZ-\$	
0000 004000		AGIC ENTRY POINT : CALL RELTA1	
OAFE CD4EOB OAFE CPT2	2785	SET 6, D	; NONMAGIC THE ADDRESS
OBCO E11/304	2786 MRELA2		UPDATE CB DE
0863 107205	2787	LD (IY+CBD),D	
0007. 1.3 7	2798 MFROG:	JR QFROG-\$	
	2789 3 MAGI	C ENTRY POINT	
6760 YE 9768	2790 RELTA:	CALL RELTA1	
OBSON PELLA	2791	OUT (MAGIC),A	
ERICOD C	2792	RET	
GROP + +++	2793 CKSUM2		; *** CHECKSUM ***
OROF ARIA	2794	DEF5 OEOH, OAOH, OAO	
0B14 4010	2795	DEFS 040H, 040H, 040	
OR19 OR1F	27%6 2797	DEF5 0E0H, 020H, 0E0 DEF5 0E0H, 020H, 060	
0007	2798	DEF5 0A0H, 0A0H, 0E0	
ores	2799	DEF5 DEOH, 080H, OE	
01421D	2000	DEFS DEOH, DSOH, DEC	
<b>61</b> .32	2004	DEF5 0E0H, 020H, 020	0H, 020H, 020H ; 7
01:37	2802	DEFS OEOH, OAOH, OEO	
(c):190	2803	DEF5 DECH, DACH, DEC	
0011	2804	DEF5 000H, 040H, 000	
OD47	2805	DEFS 040H, DEOH, DEO	OH, OEOH, OEOH ; BULLET
ł	2807 ; MOVE	ROUTINE	
OP 18 (Chu)	2008 MMOVE:	LDIR	
0B10 /	2869	RET	
	2811 ; SYS	TEM ENTRY POINT FOR	NONMAGIC ADDRESSES
OD BUR AL	2812 RELTA1	: PUSH HL	
obae a Pe	2813	ANE OFCH	; TOSS OUT SHIFT AMOUNT
otset i st	2514	LD L.A	; SAVE
	2315	LD A.E	; GET X
	2816	AND OSH	; ISOLATE SHIFT AMOUNT
0055 F1 0057. F1	2017		; COMBINE WITH MR
64567 4 - 200	2818 RELTA2 2819	: PUSH AF AND: 040H	; IS FLOPPED BIT SET?
01210210	2820		
0156		JR Z, RELTA3-\$	; JUMP IF NOT
- 01 ta - P	3894 2892	CPL	; YEP - UNFLOP THE COORDINATE
1017 (b) 10 ( <b>b</b> )		ADD A, 160	
entra cap	- 2024 - RELTA3:		; HL ≓ Y
0040 7400 0040 7400	3825		
0832 22 0842 22	2826	ADD HLJHL	; SET HL = Y * 8
0863-29 0844-29	2827 2828,	ADD HL,HL ADD HL,HL	
OBA5 54	2829 2829		
01:52 54	2830		
OP/12 122	2831	ADD HL, HL	; SET HL = Y * 32
6f7	2832	ADD HL, HL	····· · · · · · · · · · · · · · · · ·
0P/22 12	2833	ADD HL, DE	; SET HL = Y * 40
OPAA CROF	2834	SRL A	A = X 4
OBAC CRBF OBAE FF	2835	SRL A	
OBAF 50 OBAF 1440	2836		
OBUL 1100	283 <b>7</b> 2838		
	2900 2839	ADD HL,DE IF NWHDWR-1	; HL = Y * 40 + X  4
	2840		
OB: III	2841	EX DE, HL	
	2843 🔅 NAME:	RETURN FRO	M MACRO SUBROUTINE
	2844 ; PURPO	SE: RETURN CON	TROL TO CALLER
	2845 / THIS	CODE WAS 'STOLEN' FI	ROM RELABS SINCE
ORC 1		ES THE STACK CLEANU	P THAT MRET DOES
6821 ( )	- 1847 - 和MRET: - 1948	POP AF POP HL	
or://	2019	RET	
	• •	· · · · · · · · · · · · · · · · · · ·	

				4,30	1,503		<. +00	
	279						280	
opris is con	28 <b>51</b> 2852	ENTRY INXNIB:						
on:	2053	INANID.	JR	MFROG	-\$			
	in Carlos de Carlos d	; NAME:		IN	DEX NIBBL	.ε		
		> PURPOS					IBBLE RELATI	VE TO BASE
	. 1817 2. 158	INPUT:			= NIBBLE = BASE A			
		; ; OUTPUT	T:				HT JUSTIFIED	IN A.
		<ul> <li>DESCR.</li> </ul>			TE = NIBE		2+BASE	
					IBBLE OF E NUMBER.	A GIVEN	BYTE IS ADDR	ESSED
oper en		XNIE:	PUSH		e nonden.			
0611	: 12.4		PUSH					
OBUL HE HE OBUL	2017-55 - 2017-6		LD SRL	B, O C				
OT CT	2:36.7		ADD	HL, BC				
one i	- 368 -		LD	A, (HL	)			
Ŏ₽8: Ŏ₽8:1 - € 14	28459 28 <b>470</b>		POP BIT	BC 0,C				
6 <b>6</b> % (04)	71		JR	ZIXNI	B1-\$			
oran et	28:72		RRCA					
(नेट्रफ्ट) ज	.5 74		RRCA					
Obde of	2875		KRCA					
OBSC FLOF OBSE EI	2876 28 <b>77</b>	XNIE1:	AND POP	OFH HL				
OBSE CO	2878		RET					
					•			
	2680	> NAME:		ST	ORE NIBBL	.Е		
	2881	FURPO:			BBLE STOP			
		; INPUT:	•		= NIBBLE = NIBBLE		AS IN XNIB)	
		;			ADDRESS			
0820 85 ( 0821 65	-2885 2886	FUTNIE:	PUSH					
opera esta	2887		LD	B. 0				
0124 (0.22	12388		SRL	C				
015-14, 6 1 605-17 (1	2889 2890		adid P'op	HL, BC BC				
- Offensel († 1997) - S	1891		BIT	0, C		1		
CEAN CONT	2892		JR	Z, PUTI				
otenni oʻr	ଅଟନ୍ତ ଅଟନ୍ତ୍ୟ	3 H.O. C	RLCA	- SHIF	1 11			
oren olt	2895		RLCA					
OPPE	2896 2897		RLCA RLCA				4 C	
ODGO CE	2898		XOR	(HL)	;	NEAT CO	MBINE TRICK	(SEE DDJ J
Obiel P et	2899 2899		AND	OFOH		PG. 9)		
0163 (4)	-2900 -2901 ,	PUTNB1:	JR XOR	PUTNB: (HL)		L. 0. CA	SE	
onas e las	2902		AND	OFH	·		:	
orada ga orada n	2903 2904	PUTNB2:		(HL)	<b>^</b>			
orsa ra	2905		LD POP	(HL)) HL	H .			
OF AT: OF	2906		RET					
	2908	> NAME :	IND	EX WOR	D TABLE (	WORD IND	EX)	
					X AN ARRA		W'S	
		; INPUIS ; HL ->			NUMBER (O	-255)		
					= ENTRY	LOOKED U	P	
61-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		j NET KIPALI.			= POINTE	R TO ENT	RY IN TABLE	
01116 - 131 - 0107-131 - 344	2914 2915	MINDW	LD LD	D' 0 E' V		÷.,		
oten e e	$2 \approx 1.6$		SLA	E		х -		
OPHERSE OPHERSE	294 M 2941 0		RL ADD	D		DE*2		
01711-14	2913 2919		ADD LD	HL, DE			-	
61446	2226		INC	HL.				
- OF3 (2017) - (517) 7 - (100)	2921 2922		LD DEC	D, (HL.	)			
	i i i		DEC	HL				

1999 y	- 281	4,301,30	33	282
operate to the		DE. CALL FINDLS		404
orminin en p			JOIN STORE	IN INDEX DATE
	27.76 N	INDEX	BYTE TAULE	IN INDEX BYTE
	1977 - FR	RPUSE: TABLE		
			DEX NUMBER	
			LUE OF BYTE	
OBRD SE	2930 J.	• HL = P	OINTER TO TABLE	ENTRY
01550 SF 0202 4766	2931 MINE 2932	B: LD E,A		
	77-32 7933	LD D,O ADD·HL,DE		
OF# 1 - 7E	2934			
9EC2 ED7702		LD (IY+CBA),	A	
05C5 F1/740B	2936 MINE	B1: LD (IY+CBH),	H	
OBCS EDVIGA	2937	LD (IY+CBL),	L	
OBCB 62	2938	RET		
		1		
	2240 - NA	ME: DISPLAY TIM	*	
	2941 / PU	RPOSE: DISPLAY TIM	E ON SCREEN	
	-245 IN	PUTS. E = X COORD		
	2013	D = Y COORD		
	2244 3	C = SAME AS	DISCHR OPTIONS E	EXCEPT BIT $7 = 1$
	2945 ) 2946 / OU	TO DISPL TPUTS: NONE	AY COLON AND SEC	ONDS
(offar))	2048 / 00 2047 MDIS			
O <b>D</b> ID - 595, 6016		LD IX, SMLFNT		
OPTA - S 4	2949	LD B, 42H		
OBBC PELAE OBBC 500	2250	LD HL, GTMINS		
OBDE 1 DE DOUG	2054	PUSH BC		
OBING THE LODGE		<ul> <li>RES 7, (IY+CBC)</li> <li>CALL BCDISP</li> </ul>		
ORDER 6 3	S*54	POP BC		
OTHER SOL	2955	BIT 7,C		
OBEC - LA	2056	RET Z		•
のFE 1 - 2 1 分 のFE 2 4 - 2 7	2957	LD A, SOH+3AH		
OBE	. 258 2249	CALL DISPCH		
ORESS 14 DAM	2960	LD HL, GTSECS		
	2861 - ANE	FALL INTO		
,	0943 / NAM		BCD NUMBER	
	2964 / INF		BER DISPLAY OPTI	
	.265 ;	C = CHA	RACTER DISPLAY O	PTIONS
	1. A.	DE = Y,	X COORDINATES	
	2967 ;	HL = NU	MBER ADDRESS (PO)	INTS AT LO BYTE)
	- 2008 - 3 - 200 - 3 <b>OUT</b>		TERNATE FONT (IF	USED)
			UTINE CONVERTS EA	
		11 AND DISPLAYS IT.	THE NORMALLY	ILLEGAL BOD
	- 2972 - ; VAL	UES ARE DISPLAYED (	AS CODES 2A THRU	2E RESPECTIVELY
	- 2173 - FTHE	NUMBER DISPLAY OP	TIONS BYTE IS FOR	RMATED AS FOLLOWS:
	-2974 ; BIT -2975 ; BIT	/ SET IF	EADING ZERO SURF	RESSION WANTED
· · · ·		S 5-0 NUMBER (	USE OF ALTERNATE	PLAY (NOT NUMBER O
ofana ing		P: LD A.B	; GET OPTIONS	
entre de la calencia. Consecto de la	1170	AND SEH	; ISOLATE NUME	ER OF DIGITS
OTEN DE ORFE TE	- 29 <b>79 - BCDDO</b> - 2930			
OBF	278.	RET M LD C,A	<pre># QUIT IF NULL # SAVE</pre>	. UK NU MUKE
OBF LE OPBOB	2982	CALL XNIB	GET NEXT DIG	IT
0BE4 5007	2983	JR NZ, BCDD1-\$	; JUMP IF NONZ	
OBFA	2984	BIT 7,B	; IS ZERO SURF	RESS ON?
OBEC LOC OBEA LO	2985 2986	JR Z,BCDD1-\$ OR C	JUMP IF NOT	
OPER 1014	2987	JR NZ, BCDD4-\$	; LAST DIGIT? ; JUMP IF NOT	
OBFTC CLUB	2988 BCDD1		CLEAR LEADIN	G ZERO FLAG
OPFE CAOA	2989	ADD A, 6		· · •
9001 FZOF 9003 C.,A	2990	AND OFH		
010512.0 010512.0	2991 2292 BCDD2:	ADD A,2AH BIT 6,B		NTO
01.07	- 2792 - DODDZ. - 27993	JR Z,BCDDC-\$	; ALTERNATE FO ; JUMP IF NO	IN E C
0000000000	2224	OR SOH	; YEA - SET TH	E BIT
- ውግ ቀንም	-21725 BCDD3;		; DISPLAY THE	CHAR
<b>H</b>	22946	LD A,C	; GET LOOP COU	NTER IN A

•

.

			4,301,503	204
	283			284
र्वन्त ।	2207		BCDDO-\$	; AND GO FOR NEXT ; LEADING ZERO - WRITE A SPACE
-	eren BODD	• •	A, / /	; LEADING ZERO - WRITE A STROE
and the second second	11119	JR	BCDD2-\$	
	iont / NA	ME IN	ICREMENT SCOP	RE
	5002 2 PL	instruction T.K.	CORNENT SCOR	RE AND COMPARE TO END SLOKE
	7.1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DIAVER N	STARE TOW HOUR OF S PITES
	્યતના કર્મો	ITPUTS: GS	BEND OF GAM	STE SET IF MAX SCORE REACHED
		SC: LD	B, 3	
	.,Ю.А.965 т.к.реа	PUSH LDP: LD	A, (HL)	
- 6月1日 - 1月1日	-4-407 - INCA -5-634	ADD	A, 1	
- お前本部 - 1911年 - お前本部	36709	DAA		
sat gé	5410	LD	(HL),A	
a 4 14	3011	JR	NZ, CMPIT-\$	
ang dik	9012	INC	HL .	· · · · ·
	- 504 B		INCLOP-\$ HL	
66.27 B	3014 CMP 3015	INC INC	HL.	* <u> </u> *
रचा है। रजा 201	3013	INC	HL	
an the second	17	LD	A, (GAMSTB)	
તેમાં હો	3418	BIT	GSBSCR, A	
inf fr	9912	RET	Z DE, ENDSCR+2	
रना २१० - जोग	30.30	ԼD ԼD	B, 3	
an Tarina an	– sovat Haovat – CMR	LOP: LD	A, (DE)	
रन (स.) रत-1711 - 1	in an an sann Solat}	CP	(HL)	
	20.24	JR	Z, REPEAT-\$	; ENDSCR = SCORE
an 1:4	300 C	RET	NC	;ENDSCR > SCORE ;ENDSCR < SCORE
ra du stati	SULA SET	END: LD	HL, GAMSTB	
	30.77	SET	GSBEND, (HL)	
ent ⊐ife	- 3028 - 3029 - <b>REF</b>	RET	DE	
nan Miri ya Na Miri ya	- 3032 - NEF - 3030	DEC	HL.	
	3024		CMPLOP-\$	
10 4 1 - 4	100 L.C	JR	SETEND-\$	
	0034 ÷ 1	NAME:	QUIT .	
		URPOSE	HOLD PRI	ESENT GAME SCORE UNTIL KEY HIT OR
		SAY GANE (	IVER	
05.11	- 3037 - MQ		SUK STRDIS	
ф <b>г</b> 4	0.03S		3 48	
(a) 4 (c. 4) (c.	3039		3 24 3 01001100B -	
66 41 - 14 2 2 2 2 2 2 2 2 2 2	3040 3041		4 GMOVR	
6643 15166 6641	3042		TEM ACTINT	; ACTIVATE INTERRUPTS
0046	3043 MQ	JIT1: SYS:	BUK SENTRY	; WAIT FOR SOMETHING TO HAPPEN
0040 1362	3044		A AKEYS	
OF40 0014	3045	CP	STO Z, MQUIT2-\$	: TRIGGER CHANGE?
OF STATES AND	3046	JR CP	SKYD	; KEY HIT?
end to the first	3048 3048	ರ್. ವಿಗ	NZ, MQUITI-	
en se stran		ULT2. RST		; YES - RESET
68750 - 1164045		OVR: DEFI	M (GAME1	
04 <sup>11</sup> 01	3401 ( I	DEF		
General (1983)			M YOVERY	1
OI Constant	0053	DEF	5 0	
		***		
		<pre>% MENU RO ************************************</pre>		
· · · · · · · · · · · · · · · · · · ·		********* LINE EQU		; NUMBER OF DISPLAYED LINES
ुन्धेभविद्याः इत्योधीयाः इत्योधीयाः	- 5058 - NO - 50567 - MN			; NEXT FIELD
t the state (		NH EQU		
Sabo		ISAL EQU		; STRING ADDRESS
to distante d		ISAH EQU		; GO TO ADDRESS
26364 26666		IGL EQU IGH EQU	-	, of to nepneod
ີ ຍັບຍີ່ -	ger ver i till fille	nom Ext		

1

••

	-	4,301,503
	285	286
22 <b>4</b> 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Stol A	SYSTEM FOWER UP ROUTINE
- 0174 - ≤ 0050 01774 - 51, -	3657 3648	FWRUF: LD A, (FIRSTC) ; GET FIRST CASSETTE LOCATION
0012 - 100020	306.9	CP OC3H ; IS IT A JUNF?? JP Z,FIRSTC ; JUMP TOIT IF SO
oran i car	3626	LD SP. BEGRAM
0677.6	3071	SYSSUK FILL ; CLEAR SYSTEM RAM
00778 - 54348 697709 - 53636	3072	DEFW BEGRAM
fai 700 - Sean Cai <b>7</b> 10 - S	3073 3074	DEFB O
0077 - 14 OF	3075	LD (URINAL), A ; CLEAR SHIFTER
Get Van Die Staar Staar St	30/c	DEC A
0072 - 0046	3077	LD (TIMOUT), A ; CLEAR TIMEOUT WATCHDOG
681.77. 691.76	3478	SYSTEM INTEC
ēn zn	a0530	DO EMUSIC DO SETOUT
4.4 71 [1]	100118	04.F1: (NULINE*2)-1
490 ( <u>11</u> ) - 2010	0.0042	DUT B 41
OF COLLECT ACCENT	3083	DEFB 8
0001 9032 1000	3084 308 <b>5</b>	DO COLSET DEFW MENUCL
0034	3086	DO ACTINT
0085	3087	EXIT
0084 H1 300	3083	. LD DE, GAMSTR ; 'SELECT GAME' AS TITLE
0027 (19620) Active in	3089	LD HL, FIRSTC ; ASSUME MENU STARTS IN CASSETT
OF CALL ATT OF CALL ATT	3090 3091	LD A,(HL) ; GET FIRST CASSETTE BYTE INC HL
0088 FE 75	3092	CP 55H / IS SENTINEL THERE?
0090 1003	3093	JR Z, PWRUP1-\$ ; YEP - JUMP
0092 (11802	3094 Soor	LD HL, GUNLNK ; WRONG - USE ONBOARD ONLY
0025	3095	FWRUP1: SYSTEM MENU ; DISPLAY THE MENU
	4697	NAME: DISPLAY MENU AND BRANCH ON CHOICE
1	aces8	INPUT: HL = MENU LIST
	3099 .	, DE = MENU TITLE
	3100 . 4101 .	, OUTPUT: DE = TITLE OF SELECTION MADE , DESCRIPTION:
,		THE MENU LIST IS A LINKED LIST OF THE FOLLOWING F
		; ************************************
		* 0 * NEXT ENTRY *
		; * 1 *
		* ************************************
		* 3 * *
		3、 水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
		* 4 * BRANCH TO ADDRESS *
		; * 5 * ; *::::::::::::::::::::::::::::::::::
		THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
	3114 j	A MAXIMUM OF EIGHT ENTRYS MAY BE DISPLAYED.
0697 ( 0698   1	- 4115 N	MMENU: PUSH HL
(明양왕) 1 · · · · · · · · · · · · · · · · · ·	3116 3117	PUSH HL CALL MNCLR ; CLEAR SCREEN AND THROWUP TITL
or en	118	CALL MNCLR ; CLEAR SCREEN AND THROWUP TITL XYRELL DE, 16, 12
002E - 201	3119	LD BC, 109H ; INITIALIZE ENTRY # AND COLOR
0065 1193 6064		IMENUI: POP IX ; FIRST ENTRY TO IX
- en en en Frigelie an en en en	3122	LD A, B ; SELECTION NUMBER TO A
66 <u>6</u> 7	1.3	ADD A, 101 ; MAKE IT ASCII System Chrdis ; And Show It
00A9 B	:124	LD A,
- 00 AB - 28 AB	91.25	SYSTEM CHRDIS
érari ten erpé tet	11.74	LD H, (IX+MNSAH) ; HL = STRING ADDRESS
OF B 1	11221 1128	LD L,(IX+MNSAL) System strdis ; display selection
ing Maria and	:179	LD A, 8
- OLT: 1	-31 BQ	ADD A.D ; TO NEXT LINE
の「12:552   の「12:552  - 10:552	<1.31 11.500	LD D.A
ochr -	(1.32) (1.30)	LD Ę,16 INC B ; BUMP ENTRY #
0080 10 201	31.34	INC B ; BUMP ENTRY # LD H;(IX+MNNH) ; HL = NEXT ENTRY ADDR
0013 - MULIOO	41.35	LD L, (IX+MNNL)
teration († 150) Teration († 150)	: <b>1</b> : 7,	PUSH HL
oren en en Oren den	3130 	LU A, H ÚR L
OCCS PORB	3139	UR L, JR NZ/MMENU1-\$; NO - JUMP BACK
		AT THIS POINT HL = 0, (SP) = 0
		4

			4,301,503	
	28	57		288
000 <b>7</b> 39	3141			; HL = STACK POINTER
0008-05		MMENU3:	PUSH BC	
0002-040101		.•	LD EC. 0101H	
0000	31441 3145		SYSTEM GETNUM	FEEDBACK ADDRESS
OFFE OFFET (1	3145		POP BC	, GET NOMBA
0002 78	3147			; HOW DOES SHE LOOK?
0CD3 A7	3148			ZERO ENTERED?
0004 2003	3149			JUMP IF SO
0004 88	3150		CP B	; IN RANGE?
00,07 30004	3151		JR C, MMENU6-\$	JUMP IF SO
ocnes atam	2152	MMENUS:	LD A, 171	; DUD ENTRY - SHOW ?
dol TH:	0153		SYSTEM CHRDIS	
OC ON THE R S	3154		JR MMENU3-\$	: GO BACK FOR NEXT TRY
0CB! i		MMENU6:		; THROW OUT ENTRY AREA
OFFICE 1.1	3156		POP DE	; RESTORE HEAD OF MENU LIST
OFFL 11	3157		LD B, A	NUMBER ENTERED TO B
0082 14		MMENU7:	EX DE, HL	$\Rightarrow$ HL = ENTRY PTR
OFFR 14	3159		LD E, (HL)	DE = NEXT
OCE1 1	3160 3161		INC HL LD D.(HL)	,
OPEN NA OPEN DOGA	3161		LD D,(HL) DJNZ MMENU7-\$	; COUNT DOWN TO ENTRY
OFFO O	3162		INC HL	COUNT DOWN TO ENTRY
ore i	3164			; STRING TO DE
ODEA D	3165		INC HL	, onthe to be
OFFR 12	3166		LD D, (HL)	
()) FF	3167	·	INC HL	
OCETE V	3168		LD C, (HL)	; GO TO ADDRESS TO BC
OFFE 13	3169		INC HL	
OFEF 10	3170		LD B,(HL)	
OCEO ER,	3171			; HL = RETURN TO PLACE
OCE1 E1	3172		POP AF	; THROW OUT OLD PC
OCE2 (1)	3173		PUSH BC	FUT NEW PC ON STACK
0053 65	3174			; AND PUT BACK DUMMY RETURN
				; PASS BACK TITLE ADDRESS
-0087 ED7205 -0086 EC			LD (IY+CBD),D	AND CO DACK
11.16.13	317 <b>7</b>		RET	; AND GO BACK
	3180	INPUT	SE: INPUT OF A = NUMBE	IETER PROGRAM OPTIONS R OF DIGITS IPT STRING ADDRESS
	3183	i i	DE = FRAM	E TITLE ADDRESS
	3184	i	HL = PARA	METER ADDRESS
		DESCR		
. · · ·		;		THE USER TO ENTER A NUMBER
	3187			REATED, USING THE STRING
				ITLE. THE STRING 'ENTER' BY THE PROMPT STRING.
				O INPUT THE NUMBER. FEEDBACK
· •	•		OVIDED IN DOUBLE S	
•				USES TWO SYSTEM LEVELS AND THE AL
OUFB PD	3123	NGE FP:	PUSH AF	; SAVE NUMBER OF DIGITS
OCFC ES	3194		FUSH HL	
00FD 05	3195		PUSH BC	
OCFE CD190D	3196		CALL MNCLR	
0001	3197		SYSSUK STRDIS	; DISPLAY 'ENTER'
0003 03	3198		DEFB 8 DEFB 32	
000 <b>4</b> 20 0005 09	3199 3200		DEFB 1001B	
0D04 B70D	3200		DEFW ENTSTG	
0D08 E1	3202		POP HL	
0009	3203		SYSTEM STRDIS	; DISPLAY WHAT TO ENTER
ODOB E1	3204		POP HL	
ODOC F1	3205		POP AF	
ODOD 47	3206		LD B, A	
OPOE CUEL	3207		SET 6,C	; SET LARGE CHARS
0010	3208		XYRELL DE, 48, 48	
0013	3209		SYSTEM GETNUM	; GET NUMBER
0015	3210		SYSSUK PAWS	; LET USER READ IT
0D17 00 0D19 00	3211		DEFB 15 RET	
0018 00	3212	: C(1000)		EEN FOR MENU AND THROWUP TITLE
0019-05	3214			LEN FOR HENO HAD THROAD TIPEL
	SPACE T	a se a subset V .	a annual a suitea	

		4,301,503	
	289		<b>290</b>
0D1A 0D15 (0030 0D1F 5001 0D20 00 0D21 0D23 5011 0D25 480D	3215 3316 3217 3218 3219 3220 3221	SYSSUK FILL DEFW NORMEM DEFW 11*BYTEPL DEFB 0 SYSSUK FILL DEFW NORMEM+(11* DEFW (NOLINE-11)	
0127 55 . 0128 F1	- 3222. - 3223	BEFB 55H POP HL	
01/29	3224	XYRELL DE, 24, 0	; TITLE
0820 06104 0828	3223 3226	LD C,0100B System strdis	
0030 00	3227	RET	
	04.355 () 04.455 () 96207 ()	IT: B = DISN C = CHRD DE = COO HL = ADD RIPTION: THIS ROU EITHER THE KEYBO ENTRY PROCEEDS C WHEN THE EQUALS 1	UM OPTIONS IS OPTIONS FOR FEEDBACK RDINATES OF FEEDBACK AREA RESS OF WHERE TO STASH NUMBER TINE CAN INPUT A NUMBER FROM ARD OR THE HAND CONTROL. KEYBOAR ONVENTIONALY. GETNUM EXITS KEY IS PRESSED OR THE REQUIRED NU
	3238 ;•	OF DIGITS IS ENT	
	3239 ; 3240 ;	PLAYER O	NE HAND CONTROL MAY ALSO BE USED TO USE THIS OPTION, PULL THE TRI
	3241		POT UNTIL THE NUMBER YOU WISH TO
1	3242 ; 3243 ;	AGAIN TO REGISTE	
	3244 ; 4245 ;		USED - KEYBOARD INFUT WILL OVERRI PREVENT SOME BIMBO FROM CONFUSING
en e	4746 - A	LARRY LESKE.	REVENT SOME BIMBO FROM CONFUSING
0031 102 0032 009 <b>200</b>	- 3247 - MOETN: - 3248	EXX CALL CLRNUM	CLEAR THE NUMBER
ODGG 4F	3249	LD C.A	: SET ZERO DIGITS IN - POT ENAB
0036 FD7E07 0039 A9	3250 MGETN1 3251	: LD A, (IY+CBB) XOR C	; ENTRY COMPLETE?
ODIA FACE . Obie re	3352 - 3253	AND 3FH	
OD30 21360D	3254	RET Z	; QUIT IF SO
OD40 E5 OD41	3255 3256	PUSH HL System Ranged	; RANDOMIZE WHILE WE WAIT
OD43	3257	SYSSUK SENTRY	A RABOTTLE WITE WE WAT
0D45 0B00 0D47	3258 3259	DEFW NUMBAS SYSSUK DOIT	
0040 4000 0040 60	3260	DEFW GNUMDO	
0000	- 3261 - 3262 - GNUMDO	RET : JMP SKYD, MGETN6	; NOTHIN - LOOP ON SENTRY
004) 00"C	3263 326 <b>4</b>	JMP STO, MGETN2	
		JMP SPO, MGETN3 EXT INSTRUCTION MAK	ES GOOD LIST TERMINATOR, SO WE U
<b>005</b> 77 - 104.6		GER ROUTINE	
<b>005</b> 2 (na	3268	RET Z	; O-1 TRANS? ; NO - IGNORE
00000 00 00000 NC	3269 3270	LD A,C INC A	ARE WE ALREADY IN POT MODE?
ODGA DEBA	3271	JR Z, MGETN9-\$	; YEP - JUMP TO EXIT
0050 03079 0050 + 0	3272 3273	BIT 7,C Ret NZ	; POT LEGAL? ; NO - IGNORE
OD24 OFFIC	3274	LD C, OFFH	SET POT FLAG
OD# 1 May	- 3275 ; POT F - 3276 - MGETN3;	ROUTINE LD A.C	; QUIT IF NOT IN POT MODE
ODA TA ODA TA	3277	INC A	
	3278 3279 ; How N	RET NZ IANY DIGITS?	
0044 150 0045 223	3280	EXX	; TO NORMAL SET
OP/L IC?	3281 3282	LD A,B EXX	; SNATCH DIGITS
0047 (110) 0046 (0.05)	3283 3284	CP 1	1 PRAY TELL?
OD/AD: 1000	3284 3285	LD B,10 JR Z,MGETN4-\$	; JUMP IF GOOD GUESS
0040 (05774) 0064 (08517)	3286 3287 MGETN4:	LD B, 100	WRONG !
0071	3287 MGETN4: 3288	IN A, (POTO) LD D, A	; GET CURRENT POT VALUE ; RANGE IT

Y,

	201	4,301,503
· · · · · · ·	291	292
007° 78	5289	XOR A
Of07 114	32/90	LD E,A
OD71	32.91	LD H,A
ODUTE DE L	0297 MGETN	
OPC (1999)	3793	ADC A, O ; ADD EVERY CARRY TO AC
01075 0107 1956	3./94	DAA
	4295	DUNZ MGETN5-\$
0 <b>0</b> 71	3296	EXX ; BACK TO NORMAL SET
00210-1214	3297	LD (HL),A
(4)/10/17/19	3298	JR MGETN8-\$
0076 0		BUARD ROUTINE
0000 2004		INC C ; POT MODE?
00000 EEC-000	3301	JR NZ, MGETN7-\$ ; JUMP IF NOT
OBCTAR	10.0002 0.00-0	CALL CLENNUM
Official and a second second	COOL MODERN	INC C / SET ONE DIGIT SO FAR
OBS5	3,3051 - 1900,11N7 - 3,3051	
ODSA FEED	3306	SYSTEM KOTASC CP 1=1 ; FRUALS TYPED2
0080 2808	3307	
ODSE FLOF	3308	JR Z,MGETN9-≸ ; QUIT IF EQUALS AND OFH
0090 09	3309	EXX
0091	3310	SYSTEM SHIFTU ; SHIFT DIGIT UP
0093 1/3		S: PUSH DE
0024	3312	SYSTEM DISNUM
•		R HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETUR
OD96 01	3314 MOETNS	POP DE
0097 09	3315	EXX ; BACK TO NORMAL
0098 62	3316	RET
	•	
	,	
	3318 ; SUBR	OUTINE TO CLEAR NUMBER
OT 99 OT	3319 CLRNUM	PUSH BC
ODCA IN	3320	EXX ; TO NORMAL SET
0909B 17	3321	PUSH HL
C(T)P1/07	3022	LD A, B
ODAN A	3323	INC A
ÖTCELE, A	3924	AND SEH
<u> 0000-11</u>	3325	RRA ; LIEU HARP MEMORIAL PATCH#2
en de la terresta de la compañía de	3326	EXX. BACK TO ALTERNATE SET
OTGR P	3327	LD C,A
ODAR DE C	3328	XOR A
0061-1	3329	LD B, A
6066 ES	33.80	POP DE
OB651	3331	SYSTEM FILL
ODGO CO	3332	POP BC
0DA9-1	3333	RET
	3335 / NAME:	
	-3336 ; INPU	
	3337 ;	B = SIZE IN DIGITS
ALC: NOT:	3338 ;	HL = AREA TO SHIFT ADDRESS
OTRAN IN ADVID-1		FUSH AF
ODAT :: Alexat ::s	3340	LD A, B
olimento Antonia de	3341	INC A
OBAR E E	3342	AND SEH
्मित् । संस्थाः २ व	3343	LD B,A
ODDE FE	3044	POP AF
enander ingensen Ge£littig	3345 SHFTU1:	
सम्बद्धाः । सन्दर्भगः	- 法与律公。 - "知道你说	INC HL
ohlstor		DJNZ SHFTU1-\$
	3346	RET
ord 21 01 1445	2004 minate	
		DEFM CENTER C
ODITE CAN	1096 A	DEFB O
plate transf	CONL.	DEEW CALCL
otico (proteinio) Otico - Such		DUTW FINCH
000	3.454	DEFW CMSTRT ; CHECKMATE START
ODCA ODCO	3355 SCBL:	DEFW O
ODCA ESOD Arca lota	3356	DEFW PNSCB
ODCS LOOP ODCS AND ADDA	3357	DEFW SCBST
ODCA 47554E46	3358 PNGF:	DEFM / GUNFIGHT/

---·

		29.	3		
់ពេ្		3359		DEFB	0
00000	4 :404543	3360	FINCM:	DEFM	CHECKMATE?
ារាំង	<b>ើ</b> រាំ រ	3361	•	DEFB	0
ODED	1:114043	3362	PNCALC:	DEFM	CALCULATOR1
00677	60	3363		DEFB	0
ODES	53435249	3364	FNSCB:	DEFM	SCRIBBLING'
ODE?	60	3365		DEFB	0
ODER	50454045	3366	GAMSTR:	DEFM	'SELECT GAME'
OPEE	24 <sup>1</sup>	3367		DEFB	67H
OPER	1.6.1	3368		DEFB	8
OFCOM	* 42 C	3.469		DEFB	88
OF CG		3.370		DEFB	1101B
OF OL	132920	33/1		DEFM	(C) BALLY MFG 19781
OF F1	• •	3372		DEFB	0
0E11		3373		END	
TOT	1 1 1 1 1 E F	ERROF	(s = <b>(</b>	)	

- 450EG85 - 3 - 200EG9 - 2 - 751299 - 140

1.111 (111)

.

What is claimed is:

...........

1. A system for providing a display signal to a raster 25 scan display for displaying thereon a matrix of discrete picture elements, each picture element being defined as a line segment of a horizontal line on the display, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
- first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
- video processing means operatively coupled to the processor for receiving therefrom both said picture element signals and said control signals, said control signals activating the video processing means for transforming a group of picture element signals so that a symbol as displayed on the display corresponding to the transformed group of picture element signals is different than a symbol as displayed on the display corresponding to the original group of picture element signals; and
- transfer means for transferring picture element signals from the video processing means to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals, said transfer means for transferring the transformed group of picture element signals from the video processing means to the display mem-

ory without processing the transformed group of picture element signals with the processor.

The system of claim 1 further comprising third addressing means for addressing the display memory under the direction of the processor reading memory data signals stored therein in selective storage locations
 and transferring said memory data signals to the video processing means.

 The system of claim 2 wherein the video processing means includes means for performing a logical OR function with picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.

4. The system of claim 3 wherein the video processing means includes means for performing an exclusive-OR function with the picture element signals from the processor and the picture element signals corresponding to memory data signals stored in the display memory.

5. The system of claim 4 wherein the OR means and the exclusive-OR means comprise a programmed logic 45 array having a plurality of input lines operatively connected to the processor for receiving control signals therefrom, a plurality of input lines operatively connected to the processor for receiving picture element signals therefrom, a plurality of input lines operatively 50 connected to the display memory for receiving picture element signals therefrom and, a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, and 55 a plurality of OR gates having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory so that picture element signals from the processor can be ORed or exclusive-ORed with picture ele-60 ment signals from the display memory in response to control signals from the processor.

6. The system of claim 5 wherein the video processing means further comprises a register for storing control signals representative of whether the OR or exclusive-OR function are to be performed, the register having outputs operatively connected to the input lines of the programmed logic array for receiving control signals.

10

7. The system of claim 2 wherein the video processing means includes means for performing a logical exclusive-OR function with the picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.

8. The system of claim 1 wherein the video processing means includes means for rotating the picture element signals of a group of picture element signals relative to each other to produce rotated picture element signals, whereby the picture elements represented by the rotated picture element signals are displayed rotated relative to each other.

9. The system of claim 8 wherein the group of picture element signals is represented by a sequence of picture element signals transmitted by the processor, the rotating means comprising a shift register for storing the sequence of picture element signals, a programmed logic array having a plurality of input lines connected to outputs of the shift register and a plurality of output 20lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the 25 programmed logic array, and outputs operatively connected to the display memory, the rotating means further comprising means operatively connected to the gates of the transistor switches for selectively activating the transistor switches to produce a sequence of rotated picture element signals at the outputs of the transistor switches such that the picture elements signals represented thereby appear rotated relative to the picture elements represented by the sequence of picture element signals transmitted by the processor.

10. The system of claim 9 wherein the processor has means for addressing the display memory to store a sequence of memory data signals which correspond to rotated picture element signals, the means for selectively activating the transistor switches comprising a second programmed logic array having a second plurality of output lines selectively connected to the gates of the transistor switches, an input line operatively connected to the processor for receiving control signals therefrom, a second plurality of input lines, and a plural- 45 ity of pull-down transistors selectively coupling the second input lines of the second programmed logic array to the second output lines of the second programmed logic array, the activating means further comprising a counter for counting an address by the processor of the display memory, an output of the counter being selectively connected to the second plurality of input lines of the second programmed logic array so that with an address of the display memory by the processor a selected group of picture element signals stored 55 in the shift register is conducted through the transistor switches whereby memory data signals corresponding thereto are stored in the display memory.

11. The system of claim 10 wherein the video processing means comprises a register operatively con-60 nected to the processor for storing control signals which represents whether a group of picture element signals of the processor are to be rotated, the register having an output operatively connected to the input line of the second programmed logic array for transmitting 65 control signals thereto.

12. The system of claim 1 wherein the picture elements are displayed in horizontal lines, the video processing means further having a line register operatively connected to the processor for storage of control signals representing a particular element line, a line counter operatively connected to the first addressing means for generating line counter signals corresponding to the horizontal line of picture elements being read by the first addressing means, means for comparing the control signals from the line register and the line counter signals and for supplying a first comparing signal when the signals have a predetermined relationship, and interrupt means for providing an interrupt signal to the processor in response to the first comparing signal.

13. The system of claim 12 wherein the video processing means further has a position register operatively 15 connected to the processor for storage of control signals representing a picture element position, a position counter operatively connected to the first addressing means for generating position counter signals corresponding to the vertical position of the picture element corresponding to the storage location of the display being read by the first addressing means, means for comparing the control signals from the position register and the position counter signals, and for supplying a second comparing means signal when the signals have a predetermined relationship, the interrupt means also being responsive to the second comparing means signal to supply an interrupt signal to the processor, the interrupt means further having means for supplying condition indicating signals indicative of alternative condi-30 tions including the occurrence of a light pen signal and the occurrence of the first or second comparing means signals, the processor being responsive to an interrupt signal to input the condition indicating signals and also being responsive to condition indicating signals indica-35 tive of a light pen signal to input the line counter and position counter signals.

14. The system of claim 13 wherein the control signals from the processor include interrupt means enable signals, the interrupt means of the video processing means further having a second register for storage of interrupt means enable signals, the interrupt means being responsive to the interrupt means enable signals so that the interrupt means is responsive to the light pen signal and the first and second comparing means signals only when enabled.

15. The system of claim 13 wherein the control signals include interrupt means mode signals indicating alternative modes of operation including a first mode and a second mode, the processor having means for supplying an interrupt acknowledge signal in response to an interrupt signal and means for executing a sequence of instructions, the interrupt means further having a second register for storage of the interrupt means mode signals and means for controlling the duration of the interrupt signal in response to the interrupt means mode signal and an interrupt acknowledge signal so that the interrupt signal is stopped if the interrupt signal is not acknowledged by the next instruction in the first mode and the interrupt signal continues in the second mode.

16. The system of claim 1 wherein the video processing means includes means for shifting the picture element signals of a group of picture element signals relative to each other to produce shifted picture element signals, whereby the picture elements represented by the shifted picture element signals are displayed shifted relative to each other.

40

17. The system of claim 16 wherein the shifting means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines operatively connected to the display memory for supplying picture element signals thereto, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a second plurality of input lines operatively connected to the processor for receiving control signals therefrom, and a plurality of pull-down transistors selectively coupling the second plurality of input lines to the output lines so that the picture element signals on the output lines can be shifted in relation to the picture element signals on the input lines in response to the control 15 signals from the processor.

18. The system of claim 17 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represent the amount of shifting to be performed, the register having outputs connected to the input lines of the programmed logic array for applying the control signals thereto.

19. The system of claim 1 wherein the video processing means includes means for interchanging the picture element signals of a group of picture element signals relative to each other to produce interchanged picture element signals, whereby the picture elements represented by the interchanged picture element signals are displayed interchanged relative to each other.

20. The system of claim 19 wherein the interchanging means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines for picture element signals, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory, said programmed logic array also having an input line operatively coupled to the processor for receiving the control signals therefrom and selectively coupled to the gates of the transistor switches so that picture element signals can be interchanged relative to the picture element signals on the input lines in response to the control signals from the processor.

21. The system of claim 20 wherein the video processing means comprises a register operatively con- 50 nected to the processor for storing the control signals which represents whether the picture element signals are to be interchanged, the register having an output connected to the input lines of the programmed logic array for the control signals.

22. The system of claim 1 further comprising player operated means including input elements adapted to be operated by a player, and signal means actuated by the input elements for enabling interaction of the player with the symbols on the screen, the player operated <sup>60</sup> means operatively connected to the processor to transfer input signals thereto.

23. The system of claim 22 wherein the processor comprises means for performing calculations based on the input signals, said processor containing means for <sup>65</sup> generating groups of picture element signals indicative of the input signals and said calculations, whereby said groups of picture element signals are transferred to

update the display memory so that symbols indicative of said picture element signals are provided on said display.

24. The system of claim 1 wherein said display has a screen on which the picture elements are presented and each picture element displayed has a horizontal and vertical position, the system further comprising a light pen for positioning adjacent to the screen and for supplying a signal when a select picture element in physical proximity to the light pen is presented, the video processing means further having horizontal and vertical picture element position counters for generating signals corresponding to the horizontal and vertical positions of the select picture element, and interrupt means responsive to the light pen signal to supply an interrupt signal to the processor, the processor being responsive to the interrupt signal to input the horizontal and vertical position signals whereby the horizontal and vertical position of the picture element in physical proximity to 20 the light pen may be input to the processor.

25. The system of claim 24 wherein the interrupt means of the video processor further has a horizontal feedback register for latching up the horizontal position signals of the horizontal position counter in response to 25 a signal, a vertical feedback register for latching up the vertical position signals of the vertical position counter in response to a signal, and means for providing a signal to the vertical and horizontal feedback registers in response to the light pen signal so that signals correspond-

30 ing to the horizontal and vertical position of the select picture element in physical proximity to the light pen may be latched up in the horizontal and vertical feedback registers and the processor may input the horizontal and vertical position signals latched up in the hori-35 zontal and vertical feedback registers in response to the interrupt signal.

26. The system of claim 1 wherein a plurality of digital picture element signals represent each picture element, the video processing means further comprising 40 means for selectively performing a plurality of transformations to the picture element signals in response to the control signals for each digital picture element signal of the plurality of picture element signals to produce transformed picture element signals representative of trans-45 formed picture elements.

27. The system of claim 1 wherein a picture element is represented by a first and second memory data signal each comprising a bit of digital data, the processor having means for supplying a plurality of memory data signals at a time representing a plurality of picture elements, and the video processing means comprising means for performing a plurality of transformations to the first of each picture element represented by the plurality of digital data bits and a second means for performing a plurality of transformations to the second bit of each picture element.

28. The system of claim 1 wherein the video processing means comprises a register operatively connected to the processor for storage of the control signals identifying a particular transformation to be performed.

29. The system of claim 1 wherein the video processing means includes a programmed logic array having a plurality of inputs operatively connected to the processor and a plurality of outputs operatively connected to the display memory for modifying the group of picture element signals in response to the control signals.

30. The system of claim 1 wherein the memory data signals stored in the display memory are encoded at a

10

20

first level identifying bits of a register within the system, the video processing means including means for decoding the picture element signals corresponding to said memory data signals to signals representative of picture elements at a second level, the decoding means comprising a register having a plurality of bits for providing digital signals from the register bits representative of picture elements at the second level in response to the picture element signals identifying particular register bits.

31. The system of claim 1 further comprising second addressing means for addressing the display memory, under the direction of the processor, reading memory data signals stored therein in selective storage locations, and transmitting said memory data signals from the 15 display memory to the processor.

32. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor containing means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals, said control signals including background data signals representative of background picture elements;
- first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representa-40 tive of the memory data signals stored in the display memory:
- transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture 45 element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and
- background signal means having a register operatively 50 coupled to the processor for receiving therefrom background data signals for storage therein, and operatively connected to the first addressing means for supplying the background data signal thereto, the background signal means including selector means 55 operatively coupled to the first addressing means and the register for substituting the background data signals stored in the register for memory data signals when the first addressing means addresses select storage locations of the display memory whereby the first addressing means supplies the display signal to the display representative of the background data signal when the first addressing means addresses the select memory locations of the display memory.

33. The system of claim 32 wherein the picture elements are presented in lines of picture elements by said display, the background signal means having a line

## 300

counter operatively connected to the first addressing means for storage of a line counter signal indicating the number of the picture element line being presented, a line register for storing a line register signal indicative of a line number and comparing means operatively connected to the line counter and the line register for comparing the line register signal stored in the line register with the line counter signal indicated by the line counter, the selector means being responsive to the comparing means to select between the background data signals stored in the background register and the background data signals in the display memory in accordance with the comparison.

34. The system of claim 32 wherein the picture elements are presented in horizontal lines wherein each picture element has a horizontal position, the video processing means having a counter for indicating the horizontal position of the picture element being displayed, and the selector means being responsive to said horizontal position counter to select between the memory data signals stored in the background register and the memory data signals stored in the display memory in accordance with the horizontal position of the pic-25 ture elements being displayed.

35. The system of claim 32 further comprising second addressing means for addressing the display memory under the direction of the processor, reading selective memory data stored therein, and transmitting said selec-30 tive memory data signals from the display memory to the processor.

36. A variable interrupt system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system 35 comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
- first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory:
- transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals: and
- 65 variable interrupt means operatively connected to the processor for receiving therefrom a control signal representative of a particular row of picture elements on the display, the variable interrupt means generat-

ing an interrupt signal for transmission to the processor when the first addressing means addresses predetermined memory locations of the display memory

which correspond to the particular row of picture elements.