

An American National Standard
Acknowledged as An American National Standard
July 8, 1988

10:900 c.1

ENERGY RESOURCE CENTER/PGE
TECHNICAL LIBRARY

IEEE
Standard Dictionary
of
Electrical and
Electronics
Terms

Fourth Edition

Library of Congress Catalog Number 88-082198

ISBN: 1-55937-000-9

© Copyright 1988

The Institute of Electrical and Electronics Engineers, Inc

*No part of this publication may be reproduced in any form,
in an electronic retrieval system or otherwise,
without the prior written permission of the publisher.*

November 3, 1988

SH12070

able electric power from the source. *Notes:* (1) The sound pressure apparent at a distance of 1 meter can be found by multiplying the sound pressure observed at a remote point where the sound field is spherically divergent by the number of meters from the effective acoustic center to that point. (2) The available power response is a function not only of the transducer but also of some source impedances, either actual or nominal, the value of which must be specified. *See: loudspeaker.* 176

available short-circuit current (at a given point in a circuit) (prospective short-circuit current). The maximum current that the power system can deliver through a given circuit point to any negligible-impedance short-circuit applied at the given point, or at any other point that will cause the highest current to flow through the given point. *Notes:* (1) This value can be in terms of either symmetrical or asymmetrical: peak or root-mean-square current, as specified. (2) In some resonant circuits the maximum available short-circuit current may occur when the short circuit is placed at some other point than the given one where the available current is measured. 103

available short-circuit test current (at the point of test) (prospective short-circuit test current). The maximum short-circuit current for any given setting of a testing circuit that the test power source can deliver at the point of test, with the test circuit short-circuited by a link of negligible impedance at the line terminals of the device to be tested. *Note:* This value can be in terms of either symmetrical or asymmetrical, peak or root-mean-square current, as specified. 103

available signal-to-noise ratio (at a point in a circuit). The ratio of the available signal power at that point to the available random noise power. *See: signal-to-noise ratio.* 328

available time (electric drive) (industrial control). The period during which a system has the power turned on, is not under maintenance, and is known or believed to be operating correctly or capable of operating correctly. *See: electric drive.* 206

avalanche (gas-filled radiation counter tube). The cumulative process in which charged particles accelerated by an electric field produce additional charged particles through collision with neutral gas molecules or atoms. It is therefore a cascade multiplication of ions. *See: amplifier.* 96, 125

avalanche breakdown (of a semiconductor device)(charged-particle detectors)(germanium gamma-ray detectors). A breakdown that is caused by the cumulative multiplication of charge carriers through field-induced impact ionization. 119,118, 245,528

avalanche impedance (semiconductor). *See: breakdown impedance; semiconductor.*

avalanche photodiode (APD)(fiber optics). A photodiode designed to take advantage of avalanche multiplication of photocurrent. *Note:* As the reverse-bias voltage approaches the breakdown voltage, hole-electron pairs created by absorbed photons acquire sufficient energy to create additional hole-electron pairs when they collide with ions; thus a multiplication (signal

gain) is achieved. *See: photodiode; PIN photodiode.* 433

average absolute burst magnitude (audio and electroacoustics). The average of the instantaneous burst magnitude taken over the burst duration. *See: figure under burst duration. See: burst (audio and electroacoustics).* 176

average absolute pulse amplitude. The average of the absolute value of the instantaneous amplitude taken over the pulse duration. 254

average bundle gradient (overhead-power-line corona and radio noise). For a bundle of two or more subconductors, the arithmetic mean of the average gradients of the individual subconductors. 411

average crossing rate (ACR)(1)(electromagnetic site survey). The average number of crossings in the positive direction of a given level v_i per unit time. (See Figure "Typical Noise Envelope of a Man-Made Radio-Noise Process".) 457

(2)(control of system electromagnetic compatibility). The average number of pulses crossing a specified level (zero, if not specified) in the positive-going direction per unit time. 495

average current (periodic current). The value of the current averaged over a full cycle unless otherwise specified. *See: rectification.* 237, 66

average detector (overhead-power-line corona and radio noise). A detector, the output voltage of which approximates the average value of the envelope of an applied signal or noise. *Notes:* (1) This detector function is often identified on radio noise meters as field intensity (FI). (Field intensity is deprecated; field strength should be used.) (2) Field intensity (FI) (field strength) setting on some radio noise meters produces on the meter scale the average value of the logarithmic detector. 411

average electrode current (electron tube). The value obtained by integrating the instantaneous electrode current over an averaging time and dividing by the averaging time. *See: electrode current (electron tube).* 125

average forward-current rating (rectifier circuit element). The maximum average value of forward current averaged over a full cycle, permitted by the manufacturer under stated conditions. 208

average information content (per symbol) (information rate from a source, per symbol). The average of the information content per symbol emitted from a source. *Note:* The term entropy rate is also used to designate average information content. *See: information theory.* 61

average inside air temperature (of enclosed switchgear) (power switchgear). The average temperature of the surrounding cooling air which comes in contact with the heated parts of the apparatus within the enclosure. 103

average luminance (illuminating engineering). Luminance is the property of a geometric ray. Luminance as measured by conventional meters is averaged with respect to two independent variables, area and solid

dimension, critical mating (standard connector). Those longitudinal and transverse dimensions assuring nondestructive mating with a corresponding standard connector. 110

diminished-radix complement (mathematics of computing). The complement obtained by subtracting each digit of a given numeral from the largest digit in the numeration system. For example, ones complement in binary notation, nines complement in decimal notation. *See:* **radix complement.** 564

dimming reactor (thyristor). A reactor that may be inserted in a lamp circuit at will for reducing the luminous intensity of the lamp. *Note:* Dimming reactors are normally used to dim headlamps, but may be applied to other circuits, such as gauge lamp circuits. 328

diode (1) (electron tube). A two-electrode electron tube containing an anode and a cathode. *See:* **equivalent diode.** 125

(2) (semiconductor). A semiconductor device having two terminals and exhibiting a nonlinear voltage-current characteristic; in more-restricted usage, a semiconductor device that has the asymmetrical voltage-current characteristic exemplified by a single $p-n$ junction. *See:* **semiconductor.** 245

diode characteristic (multielectrode tube). The composite electrode characteristic taken with all electrodes except the cathode connected together. 125

diode equivalent. The imaginary diode consisting of the cathode of a triode or multigrad tube and a virtual anode to which is applied a composite controlling voltage such that the cathode current is the same as in the triode or multigrad tube. 125

diode function generator (analog computers). A function generator that uses the transfer characteristics of resistive networks containing biased diodes. The desired function is approximated by linear segments whose values are manually inserted by means of potentiometers and switches. 9

diode fuses (semiconductor rectifiers). Fuses of special characteristics connected in series with one or more semiconductor rectifier diodes to disconnect the semiconductor rectifier diode in case of failure and protect the other components of the rectifier. *Note:* Diode fuses may also be employed to provide coordinated protection in case of overload or short-circuit. *See:* **semiconductor rectifier stack.** 208

diode laser. *See:* **injection laser diode (ILD).**

dip (electroplating). A solution used for the purpose of producing a chemical reaction upon the surface of a metal. *See:* **electroplating.** 328

diplex operation (data transmission). The simultaneous transmission or reception of two signals using a specified common feature, such as a single antenna or a single carrier. 59

diplex radio transmission. The simultaneous transmission of two signals using a common carrier wave. *See:* **radio transmission.** 111

dip needle. A device for indicating the angle between the magnetic field and the horizontal. *See:* **magnetometer.** 328

dipole. *See:* **dipole antenna; folded dipole antenna; electric dipole; magnetic dipole.**

dipole antenna (1) (antennas). Any one of a class of antennas producing a radiation pattern approximating that of an elementary electric dipole. *Note:* Common usage considers the dipole antenna to be a metal radiating structure which supports a line current distribution similar to that of a thin straight wire so energized that the current has a node only at each end. *Syn:* **doublet antenna.** 111

(2) (data transmission). Any one of a class of antennas producing the radiation pattern approximating that of an elementary electric dipole. *Note:* Common usage considers a dipole antenna to be a metal radiating structure which supports a line current distribution similar to that of a thin straight wire a $\frac{1}{2}$ wavelength long so energized that the current has two nodes, one at each of the far ends. 59

(3) (overhead-power-line corona and radio noise). Any one of a class of antennas having a radiation pattern approximating that of an elementary electric dipole. *Note:* Common usage considers the dipole antenna to be a metal radiating or receiving structure which supports a line-current distribution similar to that of a thin straight wire, a half wavelength long, so that the current has a node at each end of the antenna. 411

dipole molecule. A molecule that possesses a dipole moment as a result of the permanent separation of the centroid of positive charge from the centroid of negative charge for the molecule as a whole. 210

dip plating. *See:* **immersion plating.**

dip soldering (soldered connections). The process whereby assemblies are brought in contact with the surface of molten solder for the purpose of making soldered connections. 284

direct ac converter (cycloconverter)(self-commutated converters). The alternating current (ac) conversion is accomplished directly, without an intermediate link having different power characteristics, such as direct current (dc) or high-frequency ac. 584

direct-acting machine voltage regulator (power switchgear). A machine voltage regulator having a voltage-sensitive element which acts directly without interposing power-operated means to control the excitation of an electric machine. 103

direct-acting overcurrent trip device. *See:* **direct release (series trip); indirect release (trip); overcurrent release (trip).**

direct-acting overcurrent trip device current rating (trip devices for ac and general-purpose dc low-voltage power circuit breakers). The value of current designated by the manufacturer on which trip element calibration marks are based. 560

direct-acting recording instrument. A recording instrument in which the marking device is mechanically connected to, or directly operated by, the primary detector. *See:* **instrument.** 328

direct address (computing systems). An address that specifies the location of an operand. *See:* **one-level address.** 255, 77

- ductively connected to it flows in both directions. *Note:* The terms single-way and double-way provide a means for describing the effect of the rectifier circuit on current flow in transformer windings connect to rectifier circuit elements. Most rectifier circuits may be classified into these two general types. Double-way rectifier circuits are also referred to as bridge rectifier circuits. *See: rectification; rectifier circuit element; power rectifier; single-way rectifier circuit; bridge rectifier circuit.* 208
- double-winding synchronous generator.** A generator that has two similar windings, in phase with one another, mounted on the same magnetic structure but not connected electrically, designed to supply power to two independent external circuits. 63
- doughnut (electronic device).** *See: toroid.*
- dovetail projection.** A tenon, commonly flared; used for example, to fasten a pole to the spider. *See: stator.* 63
- dovetail slot.** (1) A recess along the side of a coil slot into which a coil-slot wedge is inserted. (2) A flaring slot into which a dovetail projection is engaged; used for example, to fasten a pole to the spider. *See: stator.* 63
- dowel (dowel pin).** A pin fitting with close tolerance into a hole in abutting pieces to establish and maintain accurate alignment of parts. Frequently designed to resist a shear load at the interface of the abutting pieces. 63
- downconverter (nonlinear, active, and nonreciprocal waveguide components).** A heterodyne frequency conversion device that converts an input signal to a lower frequency output signal. 530
- down lead (lightning protection).** The conductor connecting an overhead ground wire or lightning conductor with the grounding system. *See: direct-stroke protection (lightning).* 64
- downlight (illuminating engineering).** A small direct lighting unit which directs the light downward and can be recessed, surface mounted, or suspended. 167
- down link (communication satellite).** A transmission link carrying information from a satellite or spacecraft to earth. Typically down links carry telemetry, data and voice. 83
- down time. (1) (station control and data acquisition).** The time during which a device or system is not capable of meeting performance requirements. 403
- (2)(supervisory control, data acquisition, and automatic control).** The time during which a device or system is not capable of meeting performance requirements. 570
- downward component (illuminating engineering).** That portion of the luminous flux from a luminaire which is emitted at angles below the horizontal. 167
- downward modulation.** Modulation in which the instantaneous amplitude of the modulated wave is never greater than the amplitude of the unmodulated carrier. 339
- DR.** *See: dead reckoning.*
- draft gauge (navigation aid terms).** A hydrostatic instrument installed in vessels to indicate the depth to which a vessel is submerged. 526
- drag-in (electroplating).** The quantity of solution that adheres to cathodes when they are introduced into a bath. *See: electroplating.* 328
- drag magnet.** *See: retarding magnet.*
- drag-out (electroplating).** The quantity of solution that adheres to cathodes when they are removed from a bath. *See: electroplating.* 328
- drain (1) (general).** The current supplied by a cell or battery when in service. *See: battery (primary or secondary).* 328
- (2) (metal-nitride-oxide field-effect transistor).** Region in the device structure of an insulated-gate field-effect transistor (IGFET) which contains the terminal into which charge carriers flow from the source through the channel. It has the potential which is more attractive than the source for the carriers in the channel. 386
- drainage (corrosion).** Conduction of current (positive electricity) from an underground metallic structure by means of a metallic conductor. 205
- drainage unit (wire-line communication facilities).** Center-tapped inductive device designed to relieve conductor-to-conductor and conductor-to-ground voltage stress by draining extraneous currents to ground. It is also designed to serve the purpose of a mutual drainage reactor forcing simultaneous protector-gap operation. 414
- drain line (rotating machinery) (bearing oil system).** A return pipe line using gravity flow. *See: oil cup (rotating machinery).* 63
- drawbar pull (cable plowing).** The effective pulling force delivered. 52
- drawbridge coupler.** *See: movable-bridge coupler.*
- drawdown (power operations).** The distance that the water surface of a reservoir is lowered from a given elevation as the result of the withdrawal of water. 516
- drawout-mounted device (power switchgear).** One having disconnecting devices and in which the removable portion may be removed from the stationary portion without the necessity of unbolting connections or mounting supports. *See: stationary-mounted device.* 103
- D region (radio wave propagation).** The region of the terrestrial ionosphere between about 40 and 90 km altitude responsible for most of the attenuation of radio waves in the range 1 to 100 MHz. 146
- drift (1)(navigation aid terms).** (A) Drift angle, (B) component of a vehicle's ground speed perpendicular to heading and (C) distance a craft is moved by current and wind. 526
- (2) (rotating machinery).** A long-time change in synchronous-machine resulting system error resulting from causes such as aging of components, self-induced temperature changes, and random phenomena. *Note:* Maximum acceptable drift is normally a specified change for a specified period of time, for specified conditions. 63
- (3) (industrial control).** An undesired but relatively

- point
- S_s = sound pressure in newtons per square meter per volt applied at the input terminals produced at a distance δ meters from the arbitrary reference point
- f = frequency in hertz
- ρ = density of the medium in kilograms per cubic meter
- δ = distance in meters from the arbitrary reference point on or near the transducer to the point in which the sound pressure established by the transducer when emitting is evaluated.
- See: loudspeaker.* 176
- electroacoustic transducer (electric system).** A transducer for receiving waves and delivering waves to an acoustic system, or vice versa. *See: loudspeaker; transducer.* 176
- electrobiolgy.** The study of electrical phenomena in relation to biological systems. 192
- electrocardiogram.** The graphic record of the variation with time of the voltage associated with cardiac activity. *See: electrocorticogram (electrobiolgy); electrodermogram (electrobiolgy); Galvani's experiment (electrobiolgy); spindle wave (electrobiolgy); vector electrocardiogram (electrobiolgy).* 192
- electrocardiographic waves, P, Q, R, S, and, T (medical electronics)(in electrocardiograms obtained from differential electrodes placed on the right arm and left leg).** The characteristic tracing consists of five consecutive waves: *P*, a prolonged, low, positive wave; *Q*, brief, low, negative; *R*, brief, high, positive; *S*, brief, low, negative, and *T*, prolonged, low, positive. 192
- electrocautery (electrotherapy).** An instrument for cauterizing the tissues by means of a conductor brought to a high temperature by an electric current. *See: electrotherapy.* 192
- electrochemical cell.** A system consisting of an anode, cathode, and an electrolyte plus such connections (electric and mechanical) as may be needed to allow the cell to deliver or receive electric energy. 223, 186
- electrochemical equivalent (element, compound, radical, or ion) (1) (general).** The weight of that substance involved in a specified electrochemical reaction during the passage of a specified quantity of electricity, such as a faraday, ampere-hour, or coulomb. 328
- (2) (oxidation).** The weight of an element or group of elements oxidized or reduced at 100-percent efficiency by a unit quantity of electricity. *See: electrochemistry.* 205
- electrochemical recording (facsimile).** Recording by means of a chemical reaction brought about by the passage of signal-controlled current through the sensitized portion of the record sheet. *See: recording (facsimile).* 12
- electrochemical series.** *See: electromotive series.*
- electrochemical valve.** An electric valve consisting of a metal in contact with a solution or compound across the boundary of which current flows more readily in one direction than in the other direction and in which the valve action is accompanied by chemical changes. 328
- electrochemical valve metal.** A metal or alloy having properties suitable for use in an electrochemical valve. *See: electrochemical valve.* 328
- electrochemistry.** That branch of science and technology that deals with interrelated transformations of chemical and electric energy. 328
- electrocoagulation (medical electronics).** The clotting of tissue by heat generated within the tissue by impressed electric currents. 192
- electrocorticogram (medical electronics).** A graphic record of the variation with time of voltage taken from exposed cortex cerebra. 192
- electroculture (medical electronics).** The stimulation of growth, flowering, or seeding by electric means. 192
- electrocution.** The destruction of life by means of electric current. 192
- electrode (1) (electrochemistry).** An electric conductor for the transfer of charge between the external circuit and the electroactive species in the electrolyte. *Note:* Specifically, in an electrolytic cell, an electrode is a conductor at the surface of which a change occurs from conduction by electrons to conduction by ions or colloidal ions. *See: electrolytic cell; electrochemical cell.* 186
- (2) (electron tube).** A conducting element that performs one or more of the functions of emitting, collecting, or controlling by an electric field the movements of electrons or ions. 125
- (3) (biological electronics) (reference, inactive, diffuse, dispersive, indifferent electrode).** (A) A pickup electrode that, because of averaging, shunting, or other aspects of the tissue-current pattern to which it connects, shows potentials not characteristic of the region near the active electrode. (B) Any electrode, in a system of stimulating electrodes, at which due to its dispersive action, excitation is not produced. (C) An electrode of relatively large area applied to some inexcitable or distant tissue in order to complete the circuit with the active electrode that is used for stimulation. 192
- electrode, accelerating (electron-beam tube).** *See: accelerating electrode.*
- electrode admittance (*j*th electrode of an *n*-electrode electron tube).** The short-circuit driving-point admittance between the *j*th electrode and the reference point measured directly at the *j*th electrode. *Note:* To be able to determine the intrinsic electronic merit of an electron tube, the driving-point and transfer admittances must be defined as if measured directly at the electrodes inside the tube. The definitions of electrode admittance and electrode impedance are included for this reason. *See: electron-tube admittances.* 125
- electrode alternating-current resistance (electron device).** The real component of the electrode impedance. *See: self-impedance.* 190
- electrode bias (electron tubes).** The voltage at which an electrode is stabilized under operating conditions with no incoming signal, but taking into account the

- gas-oil sealed system (power and distribution transformer).** A system in which the interior of the tank is sealed from the atmosphere, over the temperature range specified, by means of an auxiliary tank or tanks to form a gas-oil seal operating on the manometer principle. 53
- gasoline dispensing and service station (National Electrical Code).** A location where gasoline or other volatile flammable liquids or liquified flammable gases are transferred to the fuel tanks (including auxiliary fuel tanks) of self-propelled vehicles. 256
- gasoline-electric drive.** *See: gas-electric drive.*
- gas-pressure relay (power switchgear).** A relay so constructed that it operates by the gas pressure in the protected equipment. 103
- gasproof.** So constructed or protected that the specified gas will not interfere with successful operation. 103
- gasproof or vaporproof (rotating machinery).** So constructed that the entry of a specified gas or vapor under prescribed conditions cannot interfere with satisfactory operating of the machine. *See: asynchronous machine.* 63
- gas ratio.** The ratio of the ion current in a tube to the electron current that produces it. *See: electrode current.* 190
- gas seal (rotating machinery).** A sealing arrangement intended to minimize the leakage of gas to or from a machine along a shaft. *Note:* It may be incorporated into a ball or roller bearing assembly. 63
- gassing.** The evolution of gases from one or more of the electrodes during electrolysis. *See: electrolytic cell.* 328
- gas system (rotating machinery).** The combination of parts used to ventilate a machine with any gas other than air, including facilities for charging and purging the gas in the machine. 63
- gastight (1) (lightning protection).** So constructed that gas or air can neither enter nor leave the structure except through vents or piping provided for the purpose. 297
- (2) (power switchgear).** So constructed that the specified gas will not enter the enclosing case under specified pressure conditions. 103
- gas tube.** An electron tube in which the pressure of the contained gas or vapor is such as to affect substantially the electrical characteristics of the tube. 190
- gas-tube relaxation oscillator (arc-tube relaxation oscillator).** A relaxation oscillator in which the abrupt discharge is provided by the breakdown of a gas tube. *See: oscillatory circuit.* 328
- gas-tube surge arrester (gas-tube protective devices).** A gap, or gaps, in an enclosed discharge medium, other than air at atmospheric pressure, designed to protect apparatus or personnel, or both, from high transient voltages. 490
- gas-turbine-electric drive.** A self-contained system of power generation and application in which the power generated by a gas turbine is transmitted electrically by means of a generator and a motor (or multiples of these) for propulsion purposes. *Note:* The prefix gas-turbine-electric is applied to ships, locomotives, cars, buses, etcetera, that are equipped with this drive. *See: electric locomotive.* 328
- gate (1)(microwave)(nonlinear, active, and nonreciprocal waveguide components).** In elementary form, a two-port switch having a single-pole, single-throw function. *See: bang snuffer.* 530
- (2)(X-ray energy spectrometers).** A device or element that, depending upon one or more specified inputs, has the ability to permit or inhibit the passage of a signal. 471
- (3) (electronic computers).** (A) A device having one output channel and one or more input channels, such that the output channel state is completely determined by the contemporaneous input channel states, except during switching transients. (B) A combinational logic element having at least one input channel. (C) An AND gate. (D) An OR gate. 235
- (4) (cryotron).** An output element of a cryotron. *See: superconductivity.* 191
- (5) (navigation systems).** (A) An interval of time during which some portion of the circuit or display is allowed to be operative, or (B) the circuit which provides gating. *See: navigation.* 187, 13
- (6) (metal-nitride-oxide field-effect transistor).** This structural element of an insulated-gate field-effect transistor (IGFET) controls the current between source and drain by a voltage applied to its terminal. 386
- gate-controlled delay time (thyristor).** The time interval, between a specified point at the beginning of the gate pulse and the instant when the principal voltage (current) has dropped (risen) to a specified value near its initial value during switching of a thyristor from the OFF state to the ON state by a gate pulse. *See: principal voltage-current characteristic.* 243, 66, 208, 191
- gate-controlled rise time (thyristor).** The time interval between the instants at which the principal voltage (current) has dropped (risen) from a specified value near its initial value to a specified low (high) value, during switching of a thyristor from the OFF state to the ON state by a gate pulse. *Note:* This time interval will be equal to the rise time of the ON state current only for pure resistive loads. *See: principal voltage-current characteristic.* 243, 66, 208, 191
- gate-controlled turn-off time (turn-off thyristor).** The time interval, between a specified point at the beginning of the gate pulse and the instant when the principal current has decreased to a specified value, during switching from the ON state to the OFF state by a gate pulse. *See: principal voltage-current characteristic.* 243, 66, 208, 191
- gate-controlled turn-on time (thyristor).** The time interval, between a specified point at the beginning of the gate pulse and the instant when the principal voltage (current) has dropped (risen) to a specified low (high) value during switching of a thyristor from the OFF state to the ON state by a gate pulse. Turn-on time is the sum of delay time and rise time. *See: principal voltage-current characteristic; delay time; rise time.* 243, 204, 208, 191

reference has the polar axis vertical and the origin at or near the antenna. Under these conditions, a vertical dipole will radiate only theta (θ) polarization, and a horizontal loop will radiate only phi (Φ) polarization.

See: **antenna**. 111, 246

Philips gauge. A vacuum gauge in which the gas pressure is determined by measuring the current in a glow discharge. See: **instrument**. 328

phon. The unit of loudness level as specified in the definition of loudness level. See: **loudspeaker**. 176

phonograph pickup (mechanical reproducer). A mechano-electrical transducer that is actuated by modulations present in the groove of the recording medium and that transforms this mechanical input into an electric output. *Note*: (1) Where no confusion is likely the term **phonograph pickup** may be shortened to **pickup**. (2) A phonograph pickup generally includes a pivoted mounting arm and the transducer itself (the pickup cartridge). 176

phosphene (electrical) (electrotherapy). A visual sensation experienced by a human subject during the passage of current through the eye. See: **electrotherapy**. 192

phosphor. A substance capable of luminescence. See: **cathode-ray tube; fluorescent lamp; radio navigation; television**. 328

phosphor decay. A phosphorescence curve describing energy emitted versus time. See: **oscillograph**. 185

phosphorescence (illuminating engineering). The emission of light as the result of the absorption of radiation, and continuing for a noticeable length of time after excitation. 167

phosphor screen. All the visible area of the phosphor on the cathode-ray tube faceplate. See: **oscillograph**. 185

phot (ph) (illuminating engineering). A unit of illuminance equal to one lumen per square centimeter. The use of this unit is deprecated. 167

photocathode. An electrode used for obtaining a photoelectric emission when irradiated. See: **electrode (electron tube); phototube**. 117

photocathode blue response. The photoemission current produced by a specified luminous flux from a tungsten filament lamp at 2854 kelvins color temperature when the flux is filtered by a CS 5-58 blue filter of half stock thickness (1.75–2.25 mm). This parameter is useful in characterizing response to scintillation counting sources. 117

photocathode luminous sensitivity. See: **sensitivity, cathode luminous**.

photocathode response (diode-type camera tube). The response of a photocathode is the current emitted into vacuum per incident radiant power of specified spectral distribution. It is expressed in amperes watt⁻¹ (AW⁻¹). 380

photocathode, semitransparent. See: **semitransparent photocathode**.

photocathode spectral quantum efficiency (diode-type camera tube). The ratio of the average number of

electrons emitted to the number of photons in the input signal irradiance on the photocathode face as a function of the photon energy, frequency, or wavelength. 380

photocathode spectral-sensitivity characteristic. See: **spectral-sensitivity characteristic photocathode**.

photocathode transit time. That portion of the photomultiplier transit time corresponding to the time for photoelectrons to travel from the photocathode to the first dynode. 117

photocathode transit-time difference. The difference in transit time between electrons leaving the center of the photocathode and electrons leaving the photocathode at some specified point on a designated diameter. 117

photocell (photoelectric cell). (1) A solid-state photosensitive electron device in which use is made of the variation of the current-voltage characteristic as a function of incident radiation. See: **phototube**. 117

(2) A device exhibiting photovoltaic or photoconductive effects. See: **phototube**. 244, 190

photochemical radiation (illuminating engineering). Energy in the ultraviolet, visible and infrared regions to produce chemical changes in materials. *Note*: Examples of photochemical processes are accelerated fading tests, photography, photoreproduction and chemical manufacturing. In many such applications a specific spectral region is of importance. 167

photoconductive cell. A photocell in which the photoconductive effect is utilized. See: **phototube**. 244, 190

photoconductive effect (photoconductivity). A photoelectric effect manifested as a change in the electric conductivity of a solid or a liquid and in which the charge carriers are not in thermal equilibrium with the lattice. *Note*: Many semiconducting metals and their compounds (notably selenium, selenides, and tellurides) show a marked increase in electric conductance when electromagnetic radiation is incident on them. See: **photoelectric effect; phototube; photovoltaic effect; photoemissive effect**. 210, 190

photoconductivity (fiber optics). The conductivity increase exhibited by some nonmetallic materials, resulting from the free carriers generated when photon energy is absorbed in electronic transitions. The rate at which free carriers are generated, the mobility of the carriers, and the length of time they persist in conducting states (their lifetime) are some of the factors that determine the amount of conductivity change. See: **photoelectric effect**. 433

photocurrent (fiber optics). The current that flows through a photosensitive device (such as a photodiode) as the result of exposure to radiant power. Internal gain, such as that in an avalanche photodiode, may enhance or increase the current flow but is a distinct mechanism. See: **dark current; photodiode**. 433

photodiode (fiber optics). A diode designed to produce photocurrent by absorbing light. Photodiodes are used for the detection of optical power and for the conversion of optical power to electrical power. See: **ava-**

- photoelectric beam-type smoke detector 692
- lanche photodiode (APD); photocurrent; PIN photodiode.** 433
- photoelectric beam-type smoke detector (fire protection devices).** A device which consists of a light source which is projected across the area to be protected into a photosensing cell. smoke between the light source and the receiving photosensing cell reduces the light reaching the cell, causing actuation. 71
- photoelectric cathode.** *See: photocathode.*
- photoelectric color-register controller.** A photoelectric control system used as a longitudinal position regulator for a moving material or web to maintain a preset register relationship between repetitive register marks in the first color and reference positions of the printing cylinders of successive colors. *See: photoelectric control.* 206
- photoelectric control (industrial control).** Control by means of which a change in incident light effects a control function. 206
- photoelectric counter (industrial control).** A photoelectrically actuated device used to record the number of times a given light path is intercepted by an object. *See: photoelectric control.* 206
- photoelectric current.** The current due to a photoelectric effect. *See: photoelectric effect.* 244, 206
- photoelectric cutoff register controller (industrial control).** A photoelectric control system used as a longitudinal position regulator that maintains the position of the point of cutoff with respect to a repetitively referenced pattern on a moving material. *See: photoelectric control.* 206
- photoelectric directional counter.** A photoelectrically actuated device used to record the number of times a given light path is intercepted by an object moving in a given direction. *See: photoelectric control.* 204
- photoelectric door opener.** A photoelectric control system used to effect the opening and closing of a power-operated door. *See: photoelectric control.* 204
- photoelectric effect (fiber optics).** (1) External photoelectric effect: The emission of electrons from the irradiated surface of a material. *Syn: photoemissive effect.* (2) Internal photoelectric effect: photoconductivity. 433
- photoelectric emission (electron tube).** The ejection of electrons from a solid or liquid by electromagnetic radiation. *See: field-enhanced photoelectric emission.* 125
- photoelectric flame detector (fire protection devices).** A device whose sensing element is a photocell which either changes its electrical conductivity or produces an electrical potential when exposed to radiant energy. 71
- photoelectric lighting controller.** A photoelectric relay actuated by a change in illumination to control the illumination in a given area or at a given point. *See: photoelectric control.* 206
- photoelectric loop control (industrial control).** A photoelectric control system used as a position regulator for a strip processing line that matches the average linear speed in one section to the speed in an adjacent section to maintain the position of the loop located between the two sections. *See: photoelectric control.* 206
- photoelectric pinhole detector.** A photoelectric control system that detects the presence of minute holes in an opaque material. *See: photoelectric control.* 204
- photoelectric power system.** *See: photovoltaic power system.*
- photoelectric pyrometer (industrial control).** An instrument that measures the temperature of a hot object by means of the intensity of radiant energy exciting a phototube. *See: electronic control.* 206
- photoelectric relay.** A relay that functions at predetermined values of incident light. *See: photoelectric control.* 206
- photoelectric scanner (industrial control).** A single-unit combination of a light source and one or more phototubes with a suitable optical system. *See: photoelectric control.* 206
- photoelectric side-register controller (industrial control).** A photoelectric control system used as a lateral position regulator that maintains the edge of, or a line on, a moving material or web at a fixed position. *See: photoelectric control.* 206
- photoelectric smoke-density control.** A photoelectric control system used to measure, indicate, and control the density of smoke in a flue or stack. *See: photoelectric control.* 206
- photoelectric smoke detector (industrial control).** A photoelectric relay and light source arranged to detect the presence of more than a predetermined amount of smoke in air. *See: photoelectric control.* 206
- photoelectric spot-type smoke detector (fire protection devices).** A device which contains a chamber with either overlapping or porous covers which prevent the entrance of outside sources of light but which allow the entry of smoke. The unit contains a light source and a special photosensitive cell in the darkened chamber. The cell is either placed in the darkened area of the chamber at an angle different from the light path or has the light blocked from it by a light stop or shield placed between the light source and the cell. With the admission of smoke particles, light strikes the particles and is scattered and reflected into the photosensitive cell. This causes the photosensing circuit to respond to the presence of smoke particles in the smoke chamber. 71
- photoelectric system (protective signaling).** An assemblage of apparatus designed to project a beam of invisible light onto a photoelectric cell and to produce an alarm condition in the protection circuit when the beam is interrupted. *See: protective signaling.* 328
- photoelectric tube.** An electron tube, the functioning of which is determined by the photoelectric effect. *See: phototube.* 190
- photo-electron.** An electron liberated by the photoemissive effect. *See: photoelectric effect.* 190
- photo-electron irradiation dark current increase (diode-type camera tube).** That irreversible dark current increase which is caused by bombardment of the charge storage target by photo-electrons. 380

- plates perpendicular to the cylinder, spaced less than one wavelength apart. *Syn: cheese antenna.* 111
- pilot (transmission system).** A signal wave, usually a single frequency, transmitted over the system to indicate or control its characteristics. 328
- pilotage (navigation aid terms).** The process of directing a vehicle by reference to recognizable landmarks or soundings, or to electronic or other aids to navigation. Observations may be by any means including optical, aural, mechanical, or electronic. 526
- pilot cell (storage battery).** A selected cell whose condition is assumed to indicate the condition of the entire battery. *See: battery (primary or secondary).* 328
- pilot channel.** A channel over which a pilot is transmitted. 328
- pilot circuit (industrial control).** The portion of a control apparatus or system that carries the controlling signal from the master switch to the controller. *See: control.* 206
- pilot director indicator.** A device that indicates to the pilot information as to whether or not the aircraft has departed from the target track during a bombing run. 328
- pilot exciter (1)(excitation systems for synchronous machines).** The equipment providing the field current for the excitation of another exciter. 507
- (2)(rotating machinery) (electric installations on shipboard).** The source of all or part of the field current for the excitation of another exciter. 63, 3
- pilot fit (spigot fit) (rotating machinery).** A clearance hole and mating projection used to guide parts during assembly. 63
- pilot house control (illuminating engineering).** A mechanical means for controlling the elevation and train of a searchlight from a position on the other side of the bulkhead or deck on which it is mounted. 167
- pilot lamp.** A lamp that indicates the condition of an associated circuit. In telephone switching, a pilot lamp is a switchboard lamp that indicates a group of line lamps, one of which is or should be lit. 328
- pilot light.** A light, associated with a control, that by means of position or color indicates the functioning of the control. 328
- pilot line (conductor stringing equipment).** A lightweight line, normally synthetic fiber rope, used to pull heavier pulling lines which in turn are used to pull the conductor. Pilot lines may be installed with the aid of finger lines or by helicopter when the insulators and travelers are hung. *Syn: lead line; leader; P-line; straw line.* 431
- pilot line winder (conductor stringing equipment).** A device designed to payout and rewind pilot lines during stringing operations. It is normally equipped with its own engine which drives a drum or a supporting shaft for a reel mechanically, hydraulically or through a combination of both. These units are usually equipped with multiple drums or reels, depending upon the number of pilot lines required. The pilot line is payed out from the drum or reel, pulled through the travelers in the sag section, and attached to the pulling line on the reel stand or drum puller. It is then re-wound to pull the pulling line through the travelers. 431
- pilot protection (power switchgear).** A form of line protection that uses a communication channel as a means to compare electrical conditions at the terminals of a line. 103
- pilot streamer (lightning).** The initial low-current discharge that begins when the voltage gradient exceeds the breakdown voltage of air. *See: direct-stroke protection (lightning).* 64
- pilot wire.** An auxiliary conductor used in connection with remote measuring devices or for operating apparatus at a distant point. *See: center of distribution.* 64
- pilot-wire-controlled network.** A network whose switching devices are controlled by means of pilot wires. *See: alternating-current distribution.* 64
- pilot wire protection (power switchgear).** Pilot protection in which a metallic circuit is used for the communicating means between relays at the circuit terminals. *See: wire-pilot protection.* 103
- pilot-wire regulator.** An automatic device for controlling adjustable gains or losses associated with transmission circuits to compensate for transmission changes caused by temperature variations, the control usually depending upon the resistance of a conductor or pilot wire having substantially the same temperature conditions as the conductors of the circuits being regulated. *See: transmission regulator.* 328
- pinboard.** A perforated board that accepts manually inserted pins to control the operation of equipment. 255, 77, 54
- pinch (electron tubes).** The part of the envelope of an electron tube or valve carrying the electrodes and through which pass the connections to the electrodes. *See: electron tube.* 244, 190
- pinch effect (1) (rheostriktion).** The phenomenon of transverse contraction and sometimes momentary rupture of a fluid conductor due to the mutual attraction of the different parts carrying currents. *See: electrothermics; induction heating.* 210
- (2) (disk recording).** A pinching of the reproducing stylus tip twice each cycle in the reproduction of lateral recordings due to a decrease of the groove angle cut by the recording stylus when it is moving across the record as it swings from a negative to a positive peak. 176
- (3) (induction heating).** The result of an electromechanical force that constricts, and sometimes momentarily ruptures, a molten conductor carrying current at high density. *See: motor effect; skin effect.* 14
- p-i-n detector (charged-particle detectors)(germanium gamma-ray detectors)(semiconductor radiation detectors)(X-ray energy spectrometers).** A detector consisting of an intrinsic or nearly intrinsic region between a p and n region. 528, 23, 471
- PIN diode (fiber optics).** A diode with a large intrinsic region sandwiched between p- and n-doped semiconducting regions. Photons absorbed in this region create electron-hole pairs that are then separated by an

p-i-n diode attenuator

698

plain conductor

electric field, thus generating an electric current in a load circuit. 433

p-i-n diode attenuator (nonlinear, active, and nonreciprocal waveguide components). A device that provides a predetermined value of attenuation in a transmission line in response to a precise value of bias. 530

p-i-n diode limiter (nonlinear, active, and nonreciprocal waveguide components). A passive microwave power limiter that utilizes the nonlinear conductivity of p-i-n diodes. 530

pin insulator. A complete insulator, consisting of one insulating member or an assembly of such members without tie wires, clamps, thimbles, or other accessories, the whole being of such construction that when mounted on an insulator pin it will afford insulation and mechanical support to a conductor that has been properly attached with suitable accessories. *See: insulator; tower.* 64

pin jack. A single-conductor jack having an opening for the insertion of a plug of very small diameter. 341

pink noise (speech quality measurements). A random noise whose spectrum level has a negative slope of 10 decibels per decade. 126

pins (electron tube or valve). Metal pins connected to the electrodes that plug into the holder. They ensure the electric connection between the electrodes and the external circuit and also mechanically fix the tube in its holder. *See: electron tube.* 244, 190

pip. A popular term for a sharp deflection in a visible trace. *See: radar.* 328

pipe cable. A pressure cable in which the container for the pressure medium is a loose-fitting rigid metal pipe. *See: pressure cable; oil-filled pipe cable; gas-filled pipe cable.* 64

pipe guide. A component of a switch operating mechanism designed to maintain alignment of a vertical rod or shaft. 27

pipeline (National Electrical Code)(electrical heating systems). A length of pipe including pumps, valves, flanges, control devices, strainers and/or similar equipment for conveying fluids. 256, 476

pipelined transfer (FASTBUS acquisition and control). The portion of a FASTBUS operation in which a master either sends data to or causes data to be sent by an attached slave on every transition of data sync. The slave acknowledges receipt of or sends data with every transition of data acknowledge. The master does not wait for an acknowledge signal from the slave before causing another data sync transition. 480

pipe-ventilated (rotating machinery). *See: duct-ventilated.*

pip-matching display (navigation)(navigation aid terms). A display in which the received signal appears as a pair of blips, the comparison of the characteristics of which provides a measure of the desired quantity. 526

Pirani gauge. A bolometric vacuum gauge that depends for its operation on the thermal conduction of the gas present: pressure being measured as a function of the

resistance of a heated filament ordinarily over a pressure range of 10^{-1} to 10^{-4} conventional millimeter of mercury. *See: instrument.* 328

piston (high-frequency communication practice) (plunger). A conducting plate movable along the inside of an enclosed transmission path and acting as a short-circuit for high-frequency currents. *See: waveguide.* 328

piston attenuator (waveguide). A variable cutoff attenuator in which one of the coupling devices is carried on a sliding member like a piston. *See: waveguide.* 244, 179

pistonphone. A small chamber equipped with a reciprocating piston of measurable displacement that permits the establishment of a known sound pressure in the chamber. *See: loudspeaker.* 176

pit (rotating machinery). A depressed area in a foundation under a machine. 63

pitch (acoustics) (audio and electroacoustics). The attribute of auditory sensation in terms of which sounds may be ordered on a scale extending from low to high, such as a musical scale. *Notes:* (1) Pitch depends primarily upon the frequency of the sound stimulus, but it also depends upon the sound pressure and wave form of the stimulus. (2) The pitch of a sound may be described by the frequency of that simple tone, having a specified sound pressure or loudness level, that seems to the average normal ear to produce the same pitch. (3) The unit of pitch is the mel. 176

pitch angle. *See: pitch attitude.*

pitch attitude (navigation aid terms). The angle between the longitudinal axis of the vehicle and the horizontal. *Syn: pitch angle.* 526

pitch factor (rotating machinery). The ratio of the resultant voltage induced in a coil to the arithmetic sum of the magnitudes of the voltages induced in the two coil sides. *See: armature.* 63

pits. Depressions produced in metal surfaces by non-uniform electrodeposition or from electrodissoolution: for example, corrosion. *See: electrodeposition.* 328

pitting (corrosion). Localized corrosion taking the form of cavities at the surface. 205

pitting factor (corrosion). The depth of the deepest pit resulting from corrosion divided by the average penetration as calculated from weight loss. 205

PIV. *See: peak inverse voltage; peak reverse voltage (semiconductor rectifier).*

pivot-friction error. Error caused by friction between the pivots and the jewels: it is greatest when the instrument is mounted with the pivot axis horizontal. *Note:* This error is included with other errors into a combined error defined in **repeatability.** *See: moving element (instrument).* 280

pixel. *See: picture element.*

place. In positional notation, a position corresponding to a given power of the base, a given cumulated product, or a digit cycle of a given length. It can usually be specified as the *n*th character from one end of the numerical expression. 235


plain conductor. A conductor consisting of one metal only. *See: conductors.* 64

pi

picture element

pi (π) mode (magnetrons). The mode of operation in which the phases of the fields of successive anode openings facing the interaction space differ by π radians. *See: magnetrons.* 125

pi (π) network. A network composed of three branches connected in series with each other to form a mesh, the three junction points forming an input terminal, an output terminal, and a common input and output terminal, respectively. *See accompanying figure. See: network analysis.* 210



pi network. The junction point between branches 1 and 2 forms an input terminal, that between branches 1 and 3 forms an output terminal, and that between branches 2 and 3 forms a common input and output terminal.

pi (π) point. A frequency at which the insertion phase shift of an electric structure is 180 degrees or an integral multiple thereof. 328

pickle (corrosion) (electroplating). A solution or process used to loosen or remove corrosion products such as oxides, scale, and tarnish from a metal. *See: electroplating.* 205

pickling (electroplating) (1) (chemical). The removal of oxides or other compounds from a metal surface by means of a solution that acts chemically upon the compounds. 46

(2) (electrolytic). Pickling during which a current is passed through the pickling solution to the metal (cathodic pickling) or from the metal (anodic pickling). *See: electroplating.* 328

pickoff (1) (gyro; accelerometer). A device which produces a signal output, generally a voltage, as a function of the relative linear or angular displacement between two elements. 46

(2) (test, measurement and diagnostic equipment). A sensing device that responds to movement to create a signal or to effect some type of control. 54

pickoff axis (dynamically tuned gyro) (inertial sensor). The axis of angular displacement between the rotor and the case that results in the maximum signal per unit of rotation from the pickoff. 46

pickup (1) (of a relay) (power switchgear). The action of a relay as it makes designated response to progressive increase of input. As a qualifying term, the state of a relay when all response to progressive increase of input has been completed. Also used to identify the minimum value of an input quantity reached by progressive increases which will cause the relay to reach the pickup state from reset. *Note:* In describing the performance of relays having multiple inputs,

pickup has been used to denote contact operation, in which case pickup value of any input is meaningful only when related to all other inputs. 103

(2) (electronics). A device that converts a sound, scene, or other form of intelligence into corresponding electric signals (for example, a microphone, a television camera, or a phonograph pickup). *See: microphone; phonograph pickup; television.* 178, 54

pickup and seal voltage (magnetically operated device) (industrial control). The minimum voltage at which the device moves from its deenergized into its fully energized position. *See: initial contact pressure.* 302

pickup current. *See: pickup value.*

pick-up factor (DF [direction finder] antenna system) (navigation aid terms). An index of merit expressed as the voltage across the receiver input impedance divided by the signal field strength to which the antenna system is exposed, the direction of arrival and polarization of the wave being such as to give maximum response. 526

pickup factor, direction-finder antenna system. An index of merit expressed as the voltage across the receiver input impedance divided by the signal field strength to which the antenna system is exposed, the direction of arrival and polarization of the wave being such as to give maximum response. *See: navigation.* 278, 187, 13

pickup spectral characteristic (color television). The set of spectral responses of the device, including the optical parts, that converts radiation to electric signals, as measured at the output terminals of the pickup tubes. *Note:* Because of nonlinearity, the spectral characteristics of some kinds of pickup tubes depend upon the magnitude of radiance used in the measurement. 18

pickup tube. *See: camera tube.*

pickup value. The minimum input that will cause a device to complete contact operation or similar designated action. *Note:* In describing the performance of devices having multiple inputs, the pickup value of an input is meaningful only when related to all other inputs. 103

pickup voltage (or current) (magnetically operated device). The voltage (or current) at which the device starts to operate when its operating coil is energized under conditions of normal operating temperature. *See: contactor.* 1, 206

pico (p) (mathematics of computing). A prefix indicating 10^{-12} . 564

pictorial format (pulse measurement). A graph, plot, or display in which a waveform is presented for observation or analysis. Any of the waveform formats defined in the following subsections may be presented in the pictorial format. 15

picture element (pixel). The smallest area of a television picture capable of being delineated by an electric signal passed through the system or part thereof. *Note:* It has three important properties, namely P_v , the vertical height of the picture element; P_h , the horizontal length of the picture element, and P_a , the aspect ratio

semiconductor. An electronic conductor, with resistivity in the range between metals and insulators, in which the electric-charge-carrier concentration increases with increasing temperature over some temperature range. *Note:* Certain semiconductors possess two types of carriers, namely, negative electrons and positive holes. 245

semiconductor, compensated. A semiconductor in which one type of impurity or imperfection (for example, donor) partially cancels the electric effects of the other type of impurity or imperfection (for example, acceptor). *See:* semiconductor. 245, 23

semiconductor controlled rectifier (SCR). An alternative name used for the reverse-blocking triode-thyristor. *Note:* The name of the actual semiconductor material (selenium, silicon, etcetera) may be substituted in place of the word **semiconductor** in the name of the components. *See:* thyristor. 245

semiconductor converters, classification. The following designations are intended to describe the functional characteristics of converters, but not necessarily the circuits or components used. *Note:* Forms A through D refer only to the converters. Rotational direction of motors may be changed by field or armature reversal.

(1) **form A converter.** A single converter unit in which the direct current can flow in one direction only and which is not capable of inverting energy from the load to the ac supply. Operates in quadrant I only (semi-converter). 121

(2) **form B converter.** A double converter unit in which the direct current can flow in either direction but which is not capable of inverting energy from the load to the ac supply. Operates in quadrants I and III only.

(3) **form C converter.** A single converter unit in which the direct current can flow in one direction only and which is capable of inverting energy from the load to the ac supply. Operates in quadrant I and IV.

(4) **form D converter.** A double converter unit in which the direct current can flow in either direction and which is capable of inverting energy from the load to the ac supply. Operates in quadrant I, II, III, and IV. 121

semiconductor device An electron device in which the characteristic distinguishing electronic conduction takes place within a semiconductor. *See:* semiconductor. 210

semiconductor device circuit breaker (thyristor). A circuit breaker of special characteristics used to isolate or protect semiconductor devices from overcurrent. 445

semiconductor device fuse (thyristor). A fuse of special characteristics connected in series with one or more semiconductor devices to isolate or protect the semiconductor. 445

semiconductor device lead inductance (nonlinear, active, and nonreciprocal waveguide components). The inductance of a semiconductor device associated with the strap, mesh, or wire connections used to contact the semiconductor chip. In general, a larger cross-sectional contacting area results in decreased lead inductance. 530

semiconductor diode (circuits and systems). A two-terminal device formed of a semiconductor junction having a nonlinear characteristic which will conduct electric current more in one direction than in the other. 267

semiconductor-diode parametric amplifier. A parametric amplifier using one or more varactors. *See:* parametric device. 191

semiconductor, extrinsic (1) (general). A semiconductor with charge-carrier concentration dependent upon impurities. *See:* semiconductor. 245

(2) **(power semiconductor).** A semiconductor in which the concentrations of holes and electrons are unbalanced by the introduction of impurities. 266

semiconductor frequency changer. A complete equipment employing semiconductor devices for changing from one alternating-current frequency to another. *See:* semiconductor rectifier stack. 208

semiconductor, intrinsic (1) (general). A semiconductor whose charge-carrier concentration is substantially the same as that of the ideal crystal. *See:* semiconductor. 245

(2) **(power semiconductor).** A semiconductor in which holes and electrons are created solely by thermal excitation across the energy gap. In an intrinsic semiconductor the concentration of holes and electrons must always be the same. 266

semiconductor junction (light emitting diodes). A region of transition between semiconductor regions of different electrical properties. 162

semiconductor laser. *See:* injection laser diode (ILD).

semiconductor, *n*-type. An extrinsic semiconductor in which the conduction electron concentration exceeds the mobile hole concentration. *Note:* It is implied that the net ionized impurity concentration is donor type. *See:* semiconductor. 245

semiconductor, *n*-type. An *n*-type semiconductor in which the excess conduction electron concentration is very large. *See:* semiconductor. 245

semiconductor, *n*⁺-type. An *n*-type semiconductor in which the excess conduction electron concentration is very large. *See:* semiconductor. 245

semiconductor, *p*⁺-type. A *p*-type semiconductor in which the excess mobile hole concentration is very large. *See:* semiconductor. 245

semiconductor, *p*-type. An extrinsic semiconductor in which the mobile hole concentration exceeds the conduction electron concentration. *Note:* It is implied that the net ionized impurity concentration is acceptor type. *See:* semiconductor. 245

semiconductor power converter. A complete equipment employing semiconductor devices for the transformation of electric power. *See:* semiconductor rectifier stack. 208

semiconductor radiation detector (1)(germanium gamma-ray detectors). A semiconductor device that utilizes the production and motion of excess free charge carriers in the semiconductor for the detection and measurement of particles or photons of incident radiation. 528

- sound power level, A-weighted (airborne sound measurements on rotating electric machinery).** The A-weighted sound power level, in decibels, is equal to the sound power level determined by weighting each of the frequency bands. 129
- sound pressure (1)(power station noise control).** The instantaneous pressure measured in a sound wave, that is, the variation in atmospheric pressure. 500
- (2)(transmission performance of telephone sets).** The sound pressure at a point, is the total instantaneous pressure at that point, in the presence of a sound wave, minus the static pressure at that point. 491
- sound pressure, effective (root-mean-square sound pressure).** At a point over a time interval, the root-mean-square value of the instantaneous sound pressure at the point under consideration. In the case of periodic sound pressures, the interval must be an integral number of periods or an interval long compared to a period. In the case of nonperiodic sound pressures, the interval should be long enough to make the value obtained essentially independent of small changes in the length of the interval. *Note:* The term **effective sound pressure** is frequently shortened to **sound pressure**. 176
- sound pressure, instantaneous (at a point).** The total instantaneous pressure at that point minus the static pressure at that point. *Note:* The commonly used unit is the newton per square meter. 176
- sound pressure level (1)(SPL)(measurement of sound pressure levels of ac power circuit breakers).** Twenty times the logarithm to the base 10 of the ratio of the pressure of a sound to the reference sound pressure. Unless otherwise specified, the effective root-mean-square (rms) pressure is used. The reference sound pressure is 20 μ Pa. Unit: decibel (dB). 552
- (2)(transmission performance of telephone sets).** The sound pressure level, in decibels, of a sound is 20 times the logarithm to the base 10 of the ratio of the pressure of this sound to the reference pressure. The reference is one pascal (Pa). 491
- sound probe.** A device that responds to some characteristic of an acoustic wave (for example, sound pressure, particle velocity) and that can be used to explore and determine this characteristic in a sound field without appreciably altering the field. *Note:* A sound probe may take the form of a small microphone or a small tubular attachment added to a conventional microphone. *See:* instrument. 176
- sound recording system.** A combination of transducing devices and associated equipment suitable for storing sound in a form capable of subsequent reproduction. *See:* phonograph pickup. 176
- sound reflection coefficient (surface).** The ratio of the sound reflected by the surface to the sound incident upon the surface. Unless otherwise specified, reflection of sound energy in a diffuse sound field is assumed. 176
- sound reproducing system.** A combination of transducing devices and associated equipment for reproducing recorded sound. *See:* loudspeaker. 176
- sound spectrum analyzer (sound analyzer).** A device or system for measuring the band pressure level of a sound as a function of frequency. 176
- sound tract (electroacoustics).** A band that carries the sound record. In some cases, a plurality of such bands may be used. In sound film recording, the band is usually along the margin of the film. *See:* phonograph pickup. 176
- sound transmission coefficient (interface or partition).** The ratio of the transmitted to incident sound energy. Unless otherwise specified, transmission of sound energy between two diffuse sound fields is assumed. 176
- source (1) (laser-maser).** Taken to mean either laser of laser-illuminated reflecting surface. 363
- (2) (metal-nitride-oxide field-effect transistor).** Region in the device structure of an insulated-gate-field-effect transistor (IGFET) which contains the terminal from which charge carriers flow into channel toward the drain. It has the potential which is less attractive than the drain for the carriers in the channel. 386
- source efficiency (fiber optics).** The ratio of emitted optical power of a source to the input electrical power. 433
- source ground (signal-transmission system).** Potential reference at the physical location of a source, usually the signal source. *See:* signal. 188
- source impedance.** *See:* impedance, source; self-impedance.
- source language (software).** (A) A language used to write source programs. (B) A language from which statements are translated. *See:* source programs; target language. 434
- source/load impedance (loudness ratings of telephone connections).** For the purposes of IEEE Std 661-1979 the source/load impedance used for determining loudness ratings (see 3.6-3.9) is considered to be 900 Ω resistive. *See:* impedance matching network; source/ load impedance other than 900 Ω . 409
- source node (network analysis).** A node having only outgoing branches. 282
- source program (software).** (1) A computer program that must be compiled, assembled, or interpreted before being executed by a computer. (2) A computer program expressed in a source language. *See:* assemble; compile; computer; computer program; interpret; object program; source language. 434
- source resistance.** The resistance presented to the input of a device by the source. *See:* measurement system. 295
- source resistance rating.** The value of source resistance that, when injected in an external circuit having essentially zero resistance, will either (1) double the dead band, or (2) shift the dead band by one-half its width. *See:* measurement system. 295
- space (1) (data transmission).** One of the two possible conditions of an element (bit); an open line in a neutral circuit. In Morse code, a duration of two unit intervals between characters and six unit intervals between words. 59

tions of change and is generally given in the form of a curve as a function of the duration of an applied pulse. See: **principal voltage-current characteristic (principal characteristic)**; **semiconductor rectifier stack**. 191

transient voltage capability (thyristor). Rated nonrepetitive peak reverse voltage. The maximum instantaneous value of any nonrepetitive transient reverse voltage which may occur across a thyristor without damage. 445

transimpedance (of a magnetic amplifier). The ratio of differential output voltage to differential control current. 171

transinformation (of an output symbol about an input symbol) (information theory). The difference between the information content of the input symbol and the conditional information content of the input symbol given the output symbol. Notes: (1) If x_i is an input symbol and y_j is an output symbol, the transinformation is equal to

$$\begin{aligned} & [-\log p(x_i)] - [-\log p(x_i|y_j)] \\ &= \log \frac{p(x_i|y_j)}{p(x_i)} = \log \frac{p(x_i, y_j)}{p(x_i)p(y_j)} \end{aligned}$$

where $p(x_i|y_j)$ is the conditional probability that x_i was transmitted when y_j is received, and $p(x_i, y_j)$ is the joint probability of x_i and y_j (2) This quantity has been called **transferred information, transmitted information, and mutual information**. See: **information theory**. 415

transistor. An active semiconductor device with three or more terminals. It is an analog device. 245

transistor, conductivity-modulation. A transistor in which the active properties are derived from minority-carrier modulation of the bulk resistivity of a semiconductor. See: **semiconductor**; **transistor**. 245

transistor, filamentary. A conductivity-modulation transistor with a length much greater than its transverse dimensions. See: **semiconductor**; **transistor**. 245

transistor, junction. A transistor having a base electrode and two or more junction electrodes. See: **transistor**. 245

transistor, point-contact. A transistor having a base electrode and two or more point-contact electrodes. See: **semiconductors**; **transistor**. 245

transistor, point-junction. A transistor having a base electrode and both point-contact and junction electrodes. See: **transistor**. 328

transistor reset preamplifier (germanium gamma-ray detectors). A charge-sensitive preamplifier in which the charge that accumulates on the feedback capacitor is periodically discharged through a suitably located transistor. 528

transistor, unipolar. A transistor that utilizes charge carriers of only one polarity. See: **semiconductor**; **transistor**. 245

transit (1)(navigation aid terms). A radio navigation system using low orbit satellites to provide world-wide coverage, with transmissions from the satellites at vhf

(very high frequency) and uhf (ultra high frequency), in which fixes are determined from measurements of the Doppler shift of the continuous wave signal received from the moving satellite. 526

(2) **(conductor stringing equipment)**. An instrument primarily used during construction of a line to survey the route, set hubs and point on tangent (POT) locations, plumb structures, determine downstrain angles for locations of anchors at the pull and tension sites, and to sag conductors. Syn: **level**; **scope**; **site marker**. 431

transit angle. The product of angular frequency and the time taken for an electron to traverse a given path. See: **electron emission**. 190, 125

transition (1) (data transmission). (A) (signal transmission). The change from one circuit condition to the other, that is, to change from mark to space or from space to mark. (B) (waveform) (pulse techniques). A change of the instantaneous amplitude from one amplitude to another amplitude level. (C) (transition frequency) (disk recording system) (crossover frequency) (turnover frequency). The frequency corresponding to the point of intersection of the asymptotes to the constant-amplitude and the constant-velocity portions of its frequency response curve. This curve is plotted with output voltage ratio in decibels as the ordinate and the logarithm of the frequency as the abscissa. 59

(2) **(pulse terms)**. A portion of a wave or pulse between a first nominal state and a second nominal state. Throughout the remainder of this document the term transition is included in the term pulse and wave.

transitional mode (seismic testing of relays). The change from the nonoperating to the operating mode, caused by switching the input to the relay from the nonoperating to the operating input, or vice versa. 392

transition duration (pulse terms). The duration between the proximal point and the distal point on a transition waveform. 254

transition frequency (disk recording system) (crossover frequency) (turnover frequency). The frequency corresponding to the point of intersection of the asymptotes to the constant-amplitude and the constant-velocity portions of its frequency response curve. This curve is plotted with output voltage ratio in decibels as the ordinate and the logarithm of the frequency as the abscissa. See: **phonograph pickup**. 176

transition joint (power cable joint). A cable joint which connects two different types of cable. 34

transition load (rectifier circuit). The load at which a rectifier unit changes from one mode of operation to another. Note: The load current corresponding to a transition load is determined by the intersection of extensions of successive portions of the direct-current voltage-regulation curve where the curve changes shape or slope. See: **rectification**; **rectifier circuit element**. 66

transition loss (1) (wave propagation). (A) At a transition or discontinuity between two transmission media,

Dictionary of Electrical and Computer Engineering

The McGraw-Hill Companies

All text in the dictionary was published previously in the McGRAW-HILL DICTIONARY OF SCIENTIFIC AND TECHNICAL TERMS, Sixth Edition, copyright © 2003 by The McGraw-Hill Companies, Inc. All rights reserved.

McGRAW-HILL DICTIONARY OF ELECTRICAL AND COMPUTER ENGINEERING, copyright © 2004 by The McGraw-Hill Companies, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

1 2 3 4 5 6 7 8 9 0 DOC/DOC 0 9 8 7 6 5 4

ISBN 0-07-144210-3



This book is printed on recycled, acid-free paper containing a minimum of 50% recycled, de-inked fiber.

This book was set in Helvetica Bold and Novarese Book by TechBooks, Fairfax, Virginia. It was printed and bound by RR Donnelley, The Lakeside Press.

McGraw-Hill books are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. For more information, please write to the Director of Special Sales, Professional Publishing, McGraw-Hill, Two Penn Plaza, New York, NY 10121-2298. Or contact your local bookstore.

Library of Congress Cataloging-in-Publication Data

McGraw-Hill dictionary of electrical and computer engineering.

p. cm.

ISBN 0-07-144210-3

1. Computer engineering—Dictionaries. 2. Electric engineering—Dictionaries.

TK7885.A2M37 2004

004'.03—dc22

2004049888

r reference

rence [COMMUN] A blue color television channel with respect to the reference with which the chrominance signal is compared.

chrominance-subcarrier reference color-chrominance-subcarrier reference; color-chrominance-subcarrier reference.

chrominance signal [COMMUN] Any path that carries a chrominance signal in a television system.

chrominance signal carrier [COMMUN] The frequency of the chrominance signal carrier.

chrominance signal level [COMMUN] The amplitude of the chrominance signal.

chrominance signal modulator [COMMUN] A modulator for a chrominance signal.

chrominance signal subcarrier [COMMUN] One of the two color subcarriers, the red and blue, which together with the green subcarrier form the total chrominance signal.

chrominance signal subcarrier [COMMUN] The frequency of the chrominance signal subcarrier.

chrominance signal subcarrier [COMMUN] The frequency of the chrominance signal subcarrier.

chrominance signal subcarrier [COMMUN] The frequency of the chrominance signal subcarrier.

chrominance signal subcarrier [COMMUN] The frequency of the chrominance signal subcarrier.

chrominance video signal [ELECTR] Voltage output from the red, green, or blue section of a color television camera or receiver matrix.

chromium dioxide tape [ELECTR] A magnetic recording tape developed primarily to improve quality and brilliance of reproduction when used in cassettes operated at 1 7/8 inches per second (4.76 centimeters per second); requires special recorders that provide high bias.

chromium-gold metallizing [ELECTR] A metal film used on a silicon or silicon oxide surface in semiconductor devices because it is not susceptible to purple plague deterioration; a layer of chromium is applied first for adherence to silicon, then a layer of chromium-gold mixture, and finally a layer of gold to which bonding contacts can be applied.

chronistor [ELECTR] A subminiature elapsed-time indicator that uses electroplating principles to totalize operating time of equipment up to several thousand hours.

chronometric encoder [ELECTR] An encoder that uses an electronic counter to time or count electrical events and deliver in digital form a number equivalent to the input magnitude.

chronopher [ELECTR] Instrument for emitting standard time signal impulses from a standard clock or timing device.

chronotron [ELECTR] A device that measures millimicrosecond time intervals between pulses on a transmission line to determine the time between the events which initiated the pulses.

chrome blades [COMPUT SCI] Thin metal bands which form channels to the various pockets of a sorter.

C [COMMUN] See command, control, communications, and intelligence.

CID See charge-injection device.

CIM See computer input from microfilm; computer-integrated manufacturing.

cinching [COMPUT SCI] Creases produced in magnetic tape when the supply reel is wound at low tension and suddenly stopped during playback.

C-indicator See C-display.

cipher [COMMUN] A transposition or substitution code for transmitting secret messages.

cipher block chaining [COMMUN] A technique for block chaining in which each block of ciphertext is produced by adding, through the EXCLUSIVE OR operation, the previous block of ciphertext to the current block of plaintext. Abbreviated CBC.

cipher feedback [COMMUN] An implementation of a ciphertype autokey cipher in which the leftmost N bits of the data encryption standard (DES) output are added by the EXCLUSIVE OR operation to N bits of plaintext to produce N bits of ciphertext (where N is the number of bits enciphered at one

time), and these N bits of ciphertext are fed back into the algorithm by first shifting the current DES input N bits to the left, and then appending the N bits of ciphertext to the right-hand side of the shifted input to produce a new DES input used for the next iteration of the algorithm.

cipher machine [COMMUN] Mechanical or electrical apparatus for enciphering and deciphering.

ciphertext [COMMUN] A message which has been transformed by a cipher so that it can be read only by those privy to the secrets of the cipher.

ciphertext autokey cipher [COMMUN] A stream cipher in which the cryptographic bit stream generated at a given time is determined by the ciphertext generated at earlier times.

ciphony [COMMUN] A technique by which security is accomplished by converting speech into a series of on-off pulses and mixing these with the pulses supplied by a key generator; to recover the original speech, the identical key must be subtracted and the resultant on-off pulses reconverted into the original speech pattern; unauthorized listeners are unable to reconstruct the plain text unless they have an identical key generator and the daily key setting.

ciphony equipment [ELECTR] Any equipment attached to a radio transmitter, radio receiver, or telephone for scrambling or unscrambling voice messages.

circle diagram [ELECTR] A diagram which gives a graphical solution of equations for a transmission line, giving the input impedance of the line as a function of load impedance and electrical length of the line.

circle-dot mode [ELECTR] Mode of cathode-ray storage of binary digits in which one kind of digit is represented by a small circle of excitation of the screen, and the other kind by a similar circle with a concentric dot.

circuit [ELECTR] See electric circuit.

circuit [ELECTR] See electric circuit.

circuit analyzer See volt-ohm-milliammeter.

circuit board See printed circuit board.

circuit breaker [ELECTR] An electromagnetic device that opens a circuit automatically when the current exceeds a predetermined value.

circuit capacity [COMMUN] Number of communications channels which can be handled by a given circuit at the same time.

circuit conditioning [ELECTR] Test, analysis, engineering, and installation actions to upgrade a communications circuit to meet an operational requirement; includes the reduction of noise, the equalization of phase and level stability and frequency response, and the correction of impedance discontinuities, but does not in-

clude normal maintenance and repair activities.

circuit design [ELECTR] The art of specifying the components and interconnections of an electrical network.

circuit diagram [ELECTR] A drawing, using standardized symbols, of the arrangement and interconnections of the conductors and components of an electrical or electronic device or installation. Also known as schematic circuit diagram; wiring diagram.

circuit efficiency [ELECTR] Of an electron tube, the power delivered to a load at the output terminals of the output circuit at a desired frequency divided by the power delivered by the electron stream to the output circuit at that frequency.

circuit element See component.

circuit grade [COMMUN] A circuit rating defining the ability to carry information; grades include telegraph, voice, and broad-band.

circuit interrupter [ELECTR] A device in a circuit breaker to remove energy from an arc in order to extinguish it.

circuit loading [ELECTR] Power drawn from a circuit by an electric measuring instrument, which may alter appreciably the quantity being measured.

circuit noise [COMMUN] In telephone practice, the noise which is brought to the receiver electrically from a telephone system, excluding noise picked up acoustically by telephone transmitters.

circuit noise level [COMMUN] Ratio of the circuit noise at that point to some arbitrary amount of circuit noise chosen as a reference; usually expressed in decibels above reference noise, signifying the reading of a circuit noise meter, or in adjusted decibels, signifying circuit noise meter reading adjusted to represent interfering effect under specified conditions.

circuit protection [ELECTR] Provision for automatically preventing excess or dangerous temperatures in a conductor and limiting the amount of energy liberated when an electrical failure occurs.

circuit reliability [COMMUN] The percent of time a circuit was available to the user during a specified period of time.

circuitron [ELECTR] Combination of active and passive components mounted in a single envelope like that used for tubes, to serve as one or more complete operating stages.

circuitry [ELECTR] The complete combination of circuits used in an electrical or electronic system or piece of equipment.

circuit shift See cyclic shift.

circuit switching [COMMUN] 1. The method of providing communication service through a switching facility, either from local users or from other switching facilities. 2. A method of

dimension

dimension [COMPUT SCI] A declarative statement that specifies the width and height of an array of data items. { dā'men-chān }

dimension declaration statement [COMPUT SCI] A FORTRAN statement identifying arrays and specifying the number and bounds of the subscripts. { dā'men-chān-əl dek-lā'rā-shān ,stāt-mānt }

diminution [COMPUT SCI] Limiting the negative effect of an attack on a computer system. { ,dim-ə'nū-shān }

DIMM [COMPUT SCI] A small circuit board that holds semiconductor memory chips with two independent rows of input/output contacts. Derived from dual in-line memory module.

dimmer [ELECTR] An electrical or electronic control for varying the intensity of a lamp or other light source. { 'dim-ər }

dina [ELECTR] An airborne radar-jamming transmitter operating in the band from 92 to 210 megahertz with an output of 30 watts, radiating noise in one side band for spot or barrage jamming; the carrier and the other side band are suppressed. { 'dī-nə }

D-indicator See D-display. { 'dē ,in-də ,kād-ər }

diode [ELECTR] 1. A two-electrode electron tube containing an anode and a cathode. 2. See semiconductor diode. { 'dī,ōd }

diode alternating-current switch See trigger diode. { 'dī,ōd ,ōl-tər ,nād-ig ,kər-ənt ,switʃ }

diode amplifier [ELECTR] A microwave amplifier using an IMPATT, TRAPATT, or transferred-electron diode in a cavity, with a microwave circulator providing the input/output isolation required for amplification; center frequencies are in the gigahertz range, from about 1 to 100 gigahertz, and power outputs are up to 20 watts continuous-wave or more than 200 watts pulsed, depending on the diode used. { 'dī,ōd ,am-plā ,fī-ər }

diode bridge [ELECTR] A series-parallel configuration of four diodes, whose output polarity remains unchanged whatever the input polarity. { 'dī,ōd ,brīdʒ }

diode-capacitor transistor logic [ELECTR] A circuit that uses diodes, capacitors, and transistors to provide logic functions. { ,dī,ōd kə'pəs-əd-ər trānzis-tər ,lāj-ik }

diode characteristic [ELECTR] The composite electrode characteristic of an electron tube when all electrodes except the cathode are connected together. { 'dī,ōd ,kər-ik-tə-'rīst-ik }

diode clamp See diode clamping circuit. { 'dī,ōd ,klāmp }

diode clamping circuit [ELECTR] A clamping circuit in which a diode provides a very low resistance whenever the potential at a certain point rises above a certain value in some circuits or falls below a certain value in others. Also known as diode clamp. { ,dī,ōd 'klāmp-ig ,sər-kət }

diode clipping circuit [ELECTR] A clipping circuit in which a diode is used as a switch to perform the clipping action. { ,dī,ōd 'klip-ig ,sər-kət }

diode-connected transistor [ELECTR] A bipolar transistor in which two terminals are shorted to give diode action. { 'dī,ōd kə'nekt-tənzis-tər }

diode demodulator [ELECTR] A demodulator using one or more diodes to provide a rectified output whose average value is proportional to the original modulation. Also known as diode detector. { 'dī,ōd dē'māj-ə,lād-ər }

diode detector See diode demodulator. { 'dī,ōd dī'tek-tər }

diode drop See diode forward voltage. { 'dī,ōd ,drāp }

diode forward voltage [ELECTR] The voltage across a semiconductor diode that is carrying current in the forward direction; it is usually approximately constant over the range of currents commonly used. Also known as diode drop, diode voltage, forward voltage drop. { 'dī,ōd ,fōr-wārd ,vōl-tij }

diode function generator [ELECTR] A function generator that uses the transfer characteristics of resistive networks containing biased diodes; the desired function is approximated by linear segments. { 'dī,ōd ,fəŋk-shān ,jen-ə-rād-ər }

diode gate [ELECTR] An AND gate that uses diodes as switching elements. { 'dī,ōd ,gāt }

diode laser See semiconductor laser. { 'dī,ōd ,lāz-ər }

diode limiter [ELECTR] A peak-limiting circuit employing a diode that becomes conductive when signal peaks exceed a predetermined value. { ,dī,ōd 'līm-əd-ər }

diode logic [ELECTR] An electronic circuit using current-steering diodes, such that the relations between input and output voltages correspond to AND or OR logic functions. { 'dī,ōd ,lāj-ik }

diode matrix [ELECTR] A two-dimensional array of diodes used for a variety of purposes such as decoding and read-only memory. { 'dī,ōd ,mā-triks }

diode mixer [ELECTR] A mixer that uses a crystal or electron tube diode; it is generally small enough to fit directly into a radio-frequency transmission line. { 'dī,ōd ,mik-sər }

diode modulator [ELECTR] A modulator using one or more diodes to combine a modulating signal with a carrier signal; used chiefly for low-level signaling because of inherently poor efficiency. { 'dī,ōd ,māj-ə,lād-ər }

diode pack [ELECTR] Combination of two or more diodes integrated into one solid block. { 'dī,ōd ,pæk }

diode peak detector [ELECTR] Diode used in a circuit to indicate when peaks exceed a predetermined value. { 'dī,ōd ,pēk dī'tek-tər }

diode-pentode [ELECTR] Vacuum tube having a diode and a pentode in the same envelope. { ,dī ,ōd ,pən,tōd }

diode rectifier [ELECTR] A half-wave rectifier of two elements between which current flows in only one direction. { 'dī,ōd ,rek-tə,fī-ər }

diode rectifier-amplifier meter [ELECTR] The most widely used vacuum tube voltmeter for measurement of alternating-current voltage.

drain

- the carrier and modulation frequencies. {dab-əl, 'sɪd, bænd trənz'mɪʃ-ən }
- double-sideband transmitted-carrier modulation** See double-sideband modulation. {dab-əl 'sɪd, bænd trənz'mɪd-əd 'kær-ə-ər, məj-ə'lə-shən }
- double-sided board** {ELECTR} A printed wiring board that contains circuitry on both external layers. {dab-əl, 'sɪd-əd 'bɔrd }
- double-sided disk** {COMPUT SCI} A diskette that can be written on both of its sides. {dab-əl 'sɪd-əd 'dɪsk }
- double-stream amplifier** {ELECTR} Microwave traveling-wave amplifier in which amplification occurs through interaction of two electron beams having different average velocities. {dab-əl, 'strɪm 'am-plə,fɪ-ər }
- double-stub tuner** {ELECTROMAG} Impedance-matching device, consisting of two stubs, usually fixed three-eighths of a wavelength apart, in parallel with the main transmission lines. {dab-əl, 'stʌb 'tjuːn-ər }
- double-superheterodyne reception** {COMMUN} Method of reception in which two frequency converters are employed before final detection. Also known as triple detection. {dab-əl 'sɪ-pər'hɛt-rə,dɪn rɪ'sɛp-shən }
- doublet antenna** See dipole antenna. {'dʌb-lət ən'ten-ə }
- double-throw circuit breaker** {ELEC} Circuit breaker by means of which a change in the circuit connections can be obtained by closing either of two sets of contacts. {dab-əl, 'θrə 'sər-kət 'brʌk-ər }
- double-throw switch** {ELEC} A switch that connects one set of two or more terminals to either of two other similar sets of terminals. {dab-əl, 'θrə 'swɪtʃ }
- double-track tape recorder** {ENG ACOUS} A tape recorder with a recording head that covers half the tape width, so two parallel tracks can be recorded on one tape. Also known as dual-track tape recorder, half-track tape recorder. {dab-əl, 'træk 'tæp rɪ,kɔrd-ər }
- double triode** {ELECTR} An electron tube having two triodes in the same envelope. Also known as duotriode. {dab-əl 'tri,ɒd }
- doublet trigger** {ELECTR} A trigger signal consisting of two pulses spaced a predetermined amount for coding purposes. {'dʌb-lət, 'trɪg-ər }
- double-tuned amplifier** {ELECTR} Amplifier of one or more stages in which each stage uses coupled circuits having two frequencies of resonance, to obtain wider bands than those obtainable with single tuning. {dab-əl, 'tjuːnd 'am-plə,fɪ-ər }
- double-tuned circuit** {ELECTR} A circuit that is resonant to two adjacent frequencies, so that there are two approximately equal values of peak response, with a dip between. {dab-əl, 'tjuːnd 'sər-kət }
- double-tuned detector** {ELECTR} A type of frequency-modulation discriminator in which the limiter output transformer has two secondaries, one tuned above the resting frequency and the other tuned an equal amount below. {dab-əl, 'tjuːnd dɪ'tek-tər }
- double-winding synchronous generator** {ELEC} Synchronous generator which has two similar windings, in phase with one another, mounted on the same magnetic structure but not connected electrically, designed to supply power to two independent external circuits. {dab-əl, 'wɪnd-ɪŋ 'sɪŋ-krə-nəs 'jɛn-ə,rɪd-ər }
- double word** {COMPUT SCI} A unit containing twice as many bits as a word. {dab-əl 'wɔrd }
- double-word addressing** {COMPUT SCI} An addressing mode in computers with short words (less than 16 bits) in which the second of two consecutive instruction words contains the address of a location. {dab-əl, 'wɔrd 'a, 'dres-ɪŋ }
- doubly linked ring** {COMPUT SCI} A cycle arrangement of data elements in which searches are possible in both directions. {dab-lɛ, 'lɪŋkt 'rɪŋ }
- do-until structure** {COMPUT SCI} A set of program statements that is executed once, and may then be executed repeatedly, depending on the results of a test specified in the first statement. {'djuː ən'tɪl, 'strʌk-ʃər }
- do-while structure** {COMPUT SCI} A set of program statements that is executed repeatedly, as long as some condition, specified in the first statement, remains in effect. {'djuː 'wɪl, 'strʌk-ʃər }
- down-lead** See lead-in. {'daʊn, 'led }
- downlink** {COMMUN} The radio or optical transmission path downward from a communications satellite to the earth or an aircraft, or from an aircraft to the earth. {'daʊn, 'lɪŋk }
- download** {COMPUT SCI} To transfer a program or data file from a central computer to a remote computer or to the memory of an intelligent terminal. {'daʊn, 'lɒd }
- downward compatibility** {COMPUT SCI} The ability of an older or smaller computer to accept programs from a newer or larger one. Also known as backward compatibility. {'daʊn-wɔrd kəm, 'pəd-ə'bɪl-əd-ɪ }
- Dow oscillator** See electron-coupled oscillator. {'daʊ 'ɔs-ə, 'lɔd-ər }
- DPCM** See differential pulse-code modulation.
- dpdt switch** See double-pole double-throw switch. {'dɛpɛtɪ'deɪt, 'swɪtʃ }
- DPMS** See display power management signaling.
- dpst switch** See double-pole single-throw switch. {'dɛpɛstɪ'te, 'swɪtʃ }
- drag** {COMPUT SCI} To move an object across a screen by moving a pointing device while holding down the control button. {drag }
- drag and drop** {COMPUT SCI} A feature whereby operations are performed on objects, such as icons or blocks of text, by dragging them across the screen to a particular spot. {'drag ən 'drɒp }
- drag-cup motor** {ELEC} An induction motor having a cup-shaped rotor or conducting material, inside of which is a stationary magnetic core. {'drag, 'kʌp 'mɒd-ər }
- drain** {ELEC} See current drain. {ELECTR} The region into which majority carriers flow in a field-effect transistor; it is comparable to the collector of a bipolar transistor and the anode of an electron tube. {dræn }

electrokinetic transducer

cell that includes one or more electrochromic materials and an electrolyte. { i'lek, trə'krōm-ik d'i'vīs }

electrochromic display [ELECTR] A solid-state passive display that uses organic or inorganic insulating solids which change color when injected with positive or negative charges. { i'lek, trə'krōm-ik d'i'splā }

electrode [ELEC] An electric conductor through which an electric current enters or leaves a medium, whether it be an electrolytic solution, solid, molten mass, gas, or vacuum. { i'lek, trəd }

electrode admittance [ELECTR] Quotient of dividing the alternating component of the electrode current by the alternating component of the electrode voltage, all other electrode voltages being maintained constant. { i'lek, trəd ad'mit-ans }

electrode capacitance [ELECTR] Capacitance between one electrode and all the other electrodes connected together. { i'lek, trəd kə'pas-ad-ans }

electrode characteristic [ELECTR] Relation between the electrode voltage and the current to an electrode, all other electrode voltages being maintained constant. { i'lek, trəd ,kə-rik-tə'rīs-tik }

electrode conductance [ELECTR] Quotient of the inphase component of the electrode alternating current by the electrode alternating voltage, all other electrode voltage being maintained constant; this is a variational and not a total conductance. Also known as grid conductance. { i'lek, trəd kən'dak-tans }

electrode couple [ELEC] The pair of electrodes in an electric cell, between which there is a potential difference. { i'lek, trəd ,kə'pəl }

electrode current [ELECTR] Current passing to or from an electrode, through the interelectrode space within a vacuum tube. { i'lek, trəd ,kə-rənt }

electrode dark current [ELECTR] The electrode current that flows when there is no radiant flux incident on the photocathode in a phototube or camera tube. Also known as dark current. { i'lek, trəd ,dārk 'kə-rənt }

electrode dissipation [ELECTR] Power dissipated in the form of heat by an electrode as a result of electron or ion bombardment. { i'lek, trəd ,dis-ə'pā-shən }

electrode drop [ELECTR] Voltage drop in the electrode due to its resistance. { i'lek, trəd ,drāp }

electrode impedance [ELECTR] Reciprocal of the electrode admittance. { i'lek, trəd im'pēd-ans }

electrode inverse current [ELECTR] Current flowing through an electrode in the direction opposite to that for which the tube is designed. { i'lek, trəd 'in-vərs ,kə-rənt }

electrodeless discharge [ELECTR] An electric discharge generated by placing a discharge tube in a strong, high-frequency electromagnetic field. { i'lek, trəd-ləs 'dis, chāŋŋ }

electrodeless lamp [ELECTR] A lamp based on an electrodeless discharge. { i'lek, trəd-ləs 'lāmp }

electrode potential [ELECTR] The instantaneous voltage of an electrode with respect to the

cathode of an electron tube. Also known as electrode voltage. { i'lek, trəd pə'ten-ŋəl }

electrode resistance [ELECTR] Reciprocal of the electrode conductance; this is the effective parallel resistance and is not the real component of the electrode impedance. { i'lek, trəd rī'zīst-ans }

electrode voltage See electrode potential. { i'lek, trəd ,vōl-tij }

electrodynamic ammeter [ENG] Instrument which measures the current passing through a fixed coil and a movable coil connected in series by balancing the torque on the movable coil (resulting from the magnetic field of the fixed coil) against that of a spiral spring. { i,lek, trəd-dī'nam-ik 'a,mēd-ər }

electrodynamic instrument [ENG] An instrument that depends for its operation on the reaction between the current in one or more movable coils and the current in one or more fixed coils. Also known as electrodynamicometer. { i,lek, trəd-dī'nam-ik 'in-strə-mənt }

electrodynamic loudspeaker [ENG ACOUS] Dynamic loudspeaker in which the magnetic field is produced by an electromagnet, called the field coil, to which a direct current must be furnished. { i,lek, trəd-dī'nam-ik 'laüd,spēk-ər }

electrodynamic machine [ELEC] An electric generator or motor in which the output load current is produced by magnetomotive currents generated in a rotating armature. { i,lek, trəd-dī'nam-ik mə'shēn }

electrodynamic wattmeter [ENG] An electrodynamic instrument connected as a wattmeter, with the main current flowing through the fixed coil, and a small current proportional to the voltage flowing through the movable coil. Also known as moving-coil wattmeter. { i,lek, trəd-dī'nam-ik 'wāt,mēd-ər }

electrodynamometer See electrodynamic instrument. { i,lek, trəd, dī-na'mā-m-əd-ər }

electroexplosive [ENG] An initiator or a system in which an electric impulse initiates detonation or deflagration of an explosive. { i,lek, trəd-ik 'spłō-siv }

electrogram [ELECTR] A record of an image of an object made by sparking, usually on paper. { i'lek-tra, gram }

electrograph [ENG] Any plot, graph, or tracing produced by the action of an electric current on prepared sensitized paper (or other chart material) or by means of an electrically controlled stylus or pen. { i'lek-tra, graf }

electrographic pencil [ELECTR] A pencil used to make a conductive mark on paper, for detection by a conductive-mark sensing device. { i'lek-tra, graf-ik 'pen-səl }

electrokinetic transducer [ELEC] An instrument which converts dynamic physical forces, such as vibration and sound, into corresponding electric signals by measuring the streaming potential generated by passage of a polar fluid through a permeable refractory-ceramic or fritted-glass member between two chambers. { i'lek, trəd-kə'ned-ik tranz'dū-ser }

gate equivalent circuit

insulation and keep out moisture. { 'gas ,fild 'kə bəl }

gas-filled diode [ELECTR] A gas tube which is a diode, such as a cold-cathode rectifier or phanotron. { 'gas ,fild 'di,əd }

gas-filled rectifier See cold-cathode rectifier. { 'gas ,fild 'rek-tə,fi-ər }

gas-filled triode [ELECTR] A gas tube which has a grid or other control element, such as a thyratron or ignitron. { 'gas ,fild 'tri,əd }

gas focusing [ELECTR] A method of concentrating an electron beam by utilizing the residual gas in a tube; beam electrons ionize the gas molecules, forming a core of positive ions along the path of the beam which attracts beam electrons and thereby makes the beam more compact. Also known as ionic focusing. { 'gas ,fə,ks-iŋ }

gas-insulated substation [ELEC] An electric power substation in which all live equipment and busbars are housed in grounded metal enclosures sealed and filled with sulfur hexafluoride gas. { 'gas ,in-sə,ləd-əd 'səb,stə-shən }

gas ionization [ELECTR] Removal of the planetary electrons from the atoms of gas filling an electron tube, so that the resulting ions participate in current flow through the tube. { 'gas ,i-ə-nə'zā-shən }

gas magnification [ELECTR] Increase in current through a phototube due to ionization of the gas in the tube. { 'gas ,mag-nə-fə'kā-shən }

gas phototube [ELECTR] A phototube into which a quantity of gas has been introduced after evacuation, usually to increase its sensitivity. { 'gas 'fəd-ō,tüb }

gas scattering [ELECTR] The scattering of electrons or other particles in a beam by residual gas in the vacuum system. { 'gas ,skad-ə-rŋ }

gas-sensitive field-effect transistor [ELECTR] A field-effect transistor whose gate electrode is composed of a material, such as palladium, that is sensitive to a particular gas, such as hydrogen, so that the gain of the transistor depends on the concentration of this gas. { 'gas ,sen-səd-iv 'fi:ld 'fekt trənzis-tər }

gassiness [ELECTR] Presence of unwanted gas in a vacuum tube, usually in relatively small amounts, caused by the leakage from outside or evolution from the inside walls or elements of the tube. { 'gas-ē-nəs }

gassing [ELEC] The evolution of gas in the form of small bubbles in a storage battery when charging continues after the battery has been completely charged. { 'gas-iŋ }

gassy tube [ELECTR] A vacuum tube that has not been fully evacuated or has lost part of its vacuum due to release of gas by the electrode structure during use, so that enough gas is present to impair operating characteristics appreciably. Also known as soft tube. { 'gas-ē 'tüb }

gastetrode See tetrode thyratron. { 'gas 'te,trod }

gas thermostatic switch [ELEC] A thermostatic switch in which heat causes the pressure of gas in a sealed metal bellows to increase, thereby

moving the bellows and closing the contacts of a switch. { 'gas 'thar-mə,stad-ik 'swi:tʃ }

gas tube [ELECTR] An electron tube into which a small amount of gas or vapor is admitted after the tube has been evacuated; ionization of gas molecules during operation greatly increases current flow. { 'gas ,tüb }

gas vacuum breakdown [ELECTR] Ionization of residual gas in a vacuum, causing reverse conduction in an electron tube. { 'gas 'vak-yəm 'brək ,daʊn }

gate [ELECTR] 1. A circuit having an output and a multiplicity of inputs and so designed that the output is energized only when a certain combination of pulses is present at the inputs. 2. A circuit in which one signal, generally a square wave, serves to switch another signal on and off. 3. One of the electrodes in a field-effect transistor. 4. To control the passage of a pulse or signal. 5. In radar, an electric waveform which is applied to the control point of a circuit to alter the mode of operation of the circuit at the time when the waveform is applied. Also known as gating waveform. 6. In radar, an electronic waveform applied to a circuit or a timing cue applied to logic to alter the operation of the circuit or logic at the appropriate time; generally used in anticipation of an input of particular interest. { 'gæt }

gate-array device [ELECTR] An integrated logic circuit that is manufactured by first fabricating a two-dimensional array of logic cells, each of which is equivalent to one or a few logic gates, and then adding final layers of metallization that determine the exact function of each cell and interconnect the cells to form a specific network when the customer orders the device. { 'gæt ə ,rã di,vīs }

gate-controlled rectifier [ELECTR] A three-terminal semiconductor device, such as a silicon controlled rectifier, in which the unidirectional current flow between the rectifier terminals is controlled by a signal applied to a third terminal called the gate. { 'gæt kən,trold 'rek-tə,fi-ər }

gate-controlled switch [ELECTR] A semiconductor device that can be switched from its nonconducting or "off" state to its conducting or "on" state by applying a negative pulse to its gate terminal and that can be turned off at any time by applying reverse drive to the gate. Abbreviated GCS. { 'gæt kən,trold 'swi:tʃ }

gated-beam tube [ELECTR] A pentode electron tube having special electrodes that form a sheet-shaped beam of electrons; this beam may be deflected away from the anode by a relatively small voltage applied to a control electrode, thus giving extremely sharp cutoff of anode current. { 'gæd-əd ,bēm ,tüb }

gated sweep [ELECTR] Sweep in which the duration as well as the starting time is controlled to exclude undesired echoes from the indicator screen. { 'gæd-əd 'swēp }

gate equivalent circuit [ELECTR] A unit of measure for specifying relative complexity of digital circuits, equal to the number of individual logic gates that would have to be interconnected to

photocomposition

photocomposition [COMPUT SCI] Composition of type using electrophotographic techniques such as phototypesetters and laser printers. {fōd-ō ,kām-pō'zish-ən }

photoconduction [SOLID STATE] An increase in conduction of electricity resulting from absorption of electromagnetic radiation {fōd-ō ,kän'dak-shən }

photoconductive cell [ELECTR] A device for detecting or measuring electromagnetic radiation by variation of the conductivity of a substance (called a photoconductor) upon absorption of the radiation by this substance. Also known as photoresistive cell; photoresistor. {fōd-ō ,kän'dak-tiv 'sel }

photoconductive device [ELECTR] A photoelectric device which utilizes the photoinduced change in electrical conductivity to provide an electrical signal. {fōd-ō ,kän'dak-tiv dī'vis }

photoconductive film [ELECTR] A film of material whose current-carrying ability is enhanced when illuminated. {fōd-ō ,kän'dak-tiv 'film }

photoconductive gain factor [ELECTR] The ratio of the number of electrons per second flowing through a circuit containing a cube of semiconducting material, whose sides are of unit length, to the number of photons per second absorbed in this volume. {fōd-ō ,kän'dak-tiv 'gān ,fak-tər }

photoconductive meter [ELECTR] An exposure meter in which a battery supplies power through a photoconductive cell to a milliammeter. {fōd-ō ,kän'dak-tiv 'med-ər }

photoconductivity [SOLID STATE] The increase in electrical conductivity displayed by many nonmetallic solids when they absorb electromagnetic radiation. {fōd-ō ,kän'dak-tiv-əd-ē }

photoconductivity gain [ELECTR] The number of charge carriers that circulate through a circuit involving a photoconductor for each charge carrier generated by light. {fōd-ō ,kän'dak-tiv-əd-ē ,gān }

photoconductor [SOLID STATE] A nonmetallic solid whose conductivity increases when it is exposed to electromagnetic radiation. {fōd-ō ,kän'dak-tər }

photoconductor diode See photodiode. {fōd-ō ,kän'dak-tər 'dī-ōd }

photocoupler See optoisolator. {fōd-ō 'kōp-lər }

photodarlington [ELECTR] A Darlington amplifier in which the input transistor is a phototransistor. {fōd-ō 'dār-līŋ-tān }

photodetector [ELECTR] A detector that responds to radiant energy; examples include photoconductive cells, photodiodes, photoresistors, photoswitches, phototransistors, phototubes, and photovoltaic cells. Also known as light-sensitive cell; light-sensitive detector; light sensor photodevice; photodevice; photoelectric detector; photosensor. {fōd-ō dī'tek-tər }

photodevice See photodetector. {fōd-ō dī'vis }

photodiffusion effect See Demer effect. {fōd-ō dī'fū-zhən i ,fekt }

photodiode [ELECTR] A semiconductor diode in which the reverse current varies with illumina-

tion; examples include the alloy-junction photocell and the grown-junction photocell. Also known as photoconductor diode. {fōd-ō dī ,dī }

photoelectric [ELECTR] Pertaining to the electrical effects of light, such as the emission of electrons, generation of voltage, or a change in resistance when exposed to light. {fōd-ō 'lek-trik }

photoelectric absorption [ELECTR] Absorption of photons in one of the several photoelectric effects. {fōd-ō 'lek-trik ab'sōrp-shən }

photoelectric cell See photocell. {fōd-ō 'lek-trik 'sel }

photoelectric constant [ELECTR] The ratio of the frequency of radiation causing emission of photoelectrons to the voltage corresponding to the energy absorbed by a photoelectron; equal to Planck's constant divided by the electron charge. {fōd-ō 'lek-trik 'kän-stant }

photoelectric control [ELECTR] Control of a circuit or piece of equipment by changes in incident light. {fōd-ō 'lek-trik kən'trōl }

photoelectric counter [ELECTR] A photoelectrically actuated device used to record the number of times a given light path is intercepted by an object. {fōd-ō 'lek-trik 'kaunt-ər }

photoelectric cutoff register control [ELECTR] Use of a photoelectric control system as a longitudinal position regulator to maintain the position of the point of cutoff with respect to a repetitive pattern of moving material. {fōd-ō 'lek-trik ,kət,ōf 'rej-ə-stər kən'trōl }

photoelectric detector See photodetector. {fōd-ō 'lek-trik dī'tek-tər }

photoelectric device [ELECTR] A device which gives an electrical signal in response to visible, infrared, or ultraviolet radiation. {fōd-ō 'lek-trik dī'vis }

photoelectric effect See photoelectricity. {fōd-ō 'lek-trik i ,fekt }

photoelectric electron-multiplier tube See multiplier phototube. {fōd-ō 'lek-trik i ,lek ,trān 'māl-ta ,plī-ər ,tūb }

photoelectric infrared radiation See near-infrared radiation. {fōd-ō 'lek-trik 'īn-fra/red ,rā-dē'shən }

photoelectric intrusion detector [ELECTR] A burglar-alarm system in which interruption of a light beam by an intruder reduces the illumination on a phototube and thereby closes an alarm circuit. {fōd-ō 'lek-trik 'īn'trū-zhən dī'tek-tər }

photoelectricity [ELECTR] The liberation of an electric charge by electromagnetic radiation incident on a substance; includes photoemission, photoionization, photoconduction, the photovoltaic effect, and the Auger effect (an internal photoelectric process). Also known as photoelectric effect; photoelectric process. {fōd-ō ,lek 'trī-s-əd-ē }

photoelectric lighting control [ELECTR] Use of a photoelectric relay actuated by a change in illumination in a given area or at a given point. {fōd-ō 'lek-trik 'līd-īŋ kən'trōl }

photomultiplier counter

photomultiplier counter [ELECTR] A scintillation counter that has a built-in multiplier phototube. {f'föd-ö'mäl-tä,plī-är |käun'tär }

photomultiplier tube See multiplier phototube. {f'föd-ö'mäl-tä,plī-är |tüb }

photon coupled isolator [ELECTR] Circuit coupling device, consisting of an infrared emitter diode coupled to a photon detector over a short shielded light path, which provides extremely high circuit isolation. {f'föd,tän |kap-ald 'fī-sa,lād-är }

photon coupling [ELECTR] Coupling of two circuits by means of photons passing through a light pipe. {f'föd,tän |kap-līŋ }

photonegative [ELECTR] Having negative photoconductivity, hence decreasing in conductivity (increasing in resistance) under the action of light; selenium sometimes exhibits photonegativity. {f'föd-ö'neg-ätiv }

photonics [ELECTR] The electronic technology involved with the practical generation, manipulation, analysis, transmission, and reception of electromagnetic energy in the visible, infrared, and ultraviolet portions of the light spectrum. It contributes to many fields, including astronomy, biomedicine, data communications and storage, fiber optics, imaging, optical computing, optoelectronics, sensing, and telecommunications. Also known as optoelectronics. {f'fötän-iks }

photopositive [ELECTR] Having positive photoconductivity, hence increasing in conductivity (decreasing in resistance) under the action of light; selenium ordinarily has photopositivity. {f'föd-ö'pöz-äd-iv }

photoresistive cell See photoconductive cell. {f'föd-ö-rī'zīst-iv |sel }

photoresistor See photoconductive cell. {f'föd-ö-rī'zīst-är }

photo-SCR See light-activated silicon controlled rectifier. {f'föd-ö |es'skē'är }

photosensitive See light-sensitive. {f'föd-ö'sens-äd-iv }

photosensor See photodetector. {f'föd-ö'sens-är }

phototelegraphy See facsimile. {f'föd-ö-tē'leg-rā-lē }

photothyristor See light-activated silicon controlled rectifier. {f'föd-ö-thī'rīs-tär }

phototransistor [ELECTR] A junction transistor that may have only collector and emitter leads or also a base lead, with the base exposed to light through a tiny lens in the housing; collector current increases with light intensity, as a result of amplification of base current by the transistor structure. {f'föd-ö-trän'zīs-tär }

phototronic photocell See photovoltaic cell. {f'föd-ä'trän-ik 'föd-ä,sel }

phototube [ELECTR] An electron tube containing a photocathode from which electrons are emitted when it is exposed to light or other electromagnetic radiation. Also known as electric eye, light-sensitive tube; photoelectric tube. {f'föd-ö |tüb }

phototube cathode [ELECTR] The photoemissive surface which is the most negative element of a phototube. {f'föd-ö,tüb |kath,öd }

phototube relay [ELECTR] A photoelectric relay in which a phototube serves as the light-sensitive device. {f'föd-ö,tüb 'rē,lā }

photovaristor [ELECTR] Varistor in which the current-voltage relation may be modified by illumination, for example, one in which the semiconductor is cadmium sulfide or lead telluride. {f'föd-ö-vō'rīs-tär }

photovoltaic [ELECTR] Capable of generating a voltage as a result of exposure to visible or other radiation. {f'föd-ö-vōl'tā-ik }

photovoltaic cell [ELECTR] A device that detects or measures electromagnetic radiation by generating a potential at a junction (barrier layer) between two types of material, upon absorption of radiant energy. Also known as barrier-layer cell; barrier-layer photocell; boundary-layer photocell; photonic photocell. {f'föd-ö-vōl'tā-ik |sel }

photovoltaic effect [ELECTR] The production of a voltage in a nonhomogeneous semiconductor, such as silicon, or at a junction between two types of material, by the absorption of light or other electromagnetic radiation. {f'föd-ö-vōl'tā-ik |,fekt }

photovoltaic meter [ELECTR] An exposure cell in which a photovoltaic cell produces a current proportional to the light falling on the cell, and this current is measured by a sensitive microammeter. {f'föd-ö-vōl'tā-ik |,med-är }

photox cell [ELECTR] Type of photovoltaic cell in which a voltage is generated between a copper base and a film of cuprous oxide during exposure to visible or other radiation. {f'föd,täks |,sel }

photronic cell [ELECTR] Type of photovoltaic cell in which a voltage is generated in a layer of selenium during exposure to visible or other radiation. {f'föd'trän-ik |,sel }

photronic photocell See photovoltaic cell. {f'föd'trän-ik 'föd-ä,sel }

phrase name See metavariable. {'frāz |,nām }

physical data independence [COMPUT SCI] A file structure such that the physical structure of the data can be modified without changing the logical structure of the file. {'fiz-ä-käl |däd-ä |,in-dī'pen-däns }

physical data structure [COMPUT SCI] The manner in which data are physically arranged on a storage medium, including various indices and pointers. {'fiz-ä-käl |däd-ä |,strak-char }

physical device table [COMPUT SCI] A table associated with a physical input/output unit containing such information as the device type, an indication of data paths that may be used to transfer information to and from the device, status information on whether the device is busy, the input/output operation currently pending on the device, and the availability of any storage contained in the device. {'fiz-ä-käl dī'vīs |,tē-bəl }

physical drive [COMPUT SCI] An operational hard disk, which may be formatted to include more than one logical drive. {'fiz-ä-käl |driv }

physical electronics [ELECTR] The study of physical phenomena basic to electronics, such as discharges, thermionic and field emission,

pipelining

- pilot lamp** [ELEC] A small lamp used to indicate that a circuit is energized. Also known as pilot light. { 'pī-lăt ,lămp }
- pilot light** See pilot lamp. { 'pī-lăt ,līt }
- pilot motor** [ELEC] A small motor used in the automatic control of an electric current. { 'pī-lăt ,mōd-ər }
- pilot relaying** [ELEC] A system for protecting transmission consisting of protective relays at line terminals and a communication channel between relays which is used by the relays to determine if a fault is within the protected line section, in which case all terminals are tripped simultaneously at high speed, or outside it, in which case tripping is blocked. { 'pī-lăt rē,lā-ŭŷ }
- pilot system** [COMPUT SCI] A system for evaluating new procedures for handling data in which a sample that is representative of the data to be handled is processed. { 'pī-lăt ,sis-təm }
- pilot test** [COMPUT SCI] A test of a computer system under operating conditions and in the environment for which the system was designed. { 'pī-lăt ,tĕst }
- pilot tone** [COMMUN] Single frequency transmitted over a channel to operate an alarm or automatic control. { 'pī-lăt ,tōn }
- pilot wire regulator** [CONT SYS] Automatic device for controlling adjustable gains or losses associated with transmission circuits to compensate for transmission changes caused by temperature variations, the control usually depending upon the resistance of a conductor or pilot wire having substantially the same temperature conditions as the conductors of the circuits being regulated. { 'pī-lăt ,wīr ,rĕg-yō,lāc-ər }
- PIM** See personal information manager. { 'pē ,jīm ōr pīm }
- pi mode** [ELECTR] Of a magnetron, the mode of operation for which the phases of the fields of successive anode openings facing the interaction space differ by pi radians. { 'pī ,mōd }
- pin** [ELECTR] A terminal on an electron tube, semiconductor, integrated circuit, plug, or connector. Also known as base pin; prong. { 'pin }
- pinch effect** [ELEC] Manifestation of the magnetic self-attraction of parallel electric currents, such as constriction of ionized gas in a discharge tube, or constriction of molten metal through which a large current is flowing. Also known as cylindrical pinch; magnetic pinch; rheostriktion. { 'pinch ,fekt }
- pinch-off voltage** [ELECTR] Of a field-effect transistor, the voltage at which the current flow between source and drain is blocked because the channel between these electrodes is completely depleted. { 'pinch ,ōf ,vōl-tij }
- pinch resistor** [ELECTR] A silicon integrated-circuit resistor produced by diffusing an n-type layer over a p-type resistor; this narrows or pinches the resistive channel, thereby increasing the resistance value. { 'pinch rīzīst-ər }
- pinch roller** [ELECTR] A small, freely turning wheel that presses the magnetic tape against the capstan in order to move the tape. { 'pinch ,rō-lər }
- pin cushion distortion** [ELECTR] Distortion in which all four sides of a video image are concave (curving inward). { 'pin ,kūsh-ən dī,stōr-shən }
- pin diode** [ELECTR] A diode consisting of a silicon wafer containing nearly equal p-type and n-type impurities, with additional p-type impurities diffused from one side and additional n-type impurities from the other side; this leaves a lightly doped intrinsic layer in the middle, to act as a dielectric barrier between the n-type and p-type regions. Also known as power diode. { 'pin 'dī,ōd }
- pine-tree array** [ELECTROMAG] Array of dipole antennas aligned in a vertical plane known as the radiating curtain, behind which is a parallel array of dipole antennas forming a reflecting curtain. { 'pīn ,trē ,rā }
- pi network** [ELEC] An electrical network which has three impedance branches connected in series to form a closed circuit, with the three junction points forming an output terminal, an input terminal, and a common output and input terminal. { 'pī ,net ,wōrk }
- pin-feed printer** [COMPUT SCI] A computer printer in which the paper is aligned and advanced by protrusions on two wheels which engage evenly spaced holes along the edges of the paper. Also known as tractor-feed printer. { 'pin ,fēd 'prīnt-ər }
- ping** [ELECTR] A sonic or ultrasonic pulse sent out by an echo-ranging sonar. { 'piŋ }
- ping-er** [ENG ACQUIS] A battery-powered, low-energy source for an echo sounder. { 'piŋ-ər }
- ping-pong** [COMMUN] To switch a transmission so that it travels in the opposite direction. [COMPUT SCI] The programming technique of using two magnetic tape units for multiple reel files and switching automatically between the two units until the complete file is processed. { 'piŋ ,pŋŋ }
- pin jack** [ELEC] Single conductor jack having an opening for the insertion of a plug of very small diameter. { 'pin ,jæk }
- pin junction** [ELECTR] A semiconductor device having three regions: p-type impurity, intrinsic (electrically pure), and n-type impurity. { 'pin ,jŋŋk-shən }
- pinout** [ELECTR] A graphic or text description of the function of electronic signals transmitted through each pin and receptacle in a connector. { 'pin ,aút }
- PIOCS** [COMPUT SCI] An extension of the hardware, constituting an interface between programs and data channels; opposed to LIOCS, logical input/output control system. Derived from physical input/output control system. { 'pī,āks }
- pip** See blip. { 'pip }
- pipe** [COMPUT SCI] Any software-controlled technique for transferring data from one program or task to another during processing. { 'pīp }
- pipelining** [COMPUT SCI] A procedure for processing instructions in a computer program more rapidly, in which each instruction is divided into numerous small stages, and a population of instructions are in various stages at any given time. { 'pīp ,līn-ŭŷ }

pipe-to-soil potential

pipe-to-soil potential [ELEC] The voltage potential (mf) generated between a buried pipe and its surrounding soil, the result of electrolytic action and a cause of electrolytic corrosion of the pipe. { 'pīp tō 'sōil pā,ten-chəl }

pi point [ELEC] Frequency at which the insertion phase shift of an electric structure is 180° or an integral multiple of 180°. { 'pī ,pōint }

pi section filter [ELEC] An electric filter made of several pi networks connected in series. { 'pī ,sek-shən ,fil-tər }

piston [ELECTROMAG] A sliding metal cylinder used in waveguides and cavities for tuning purposes or for reflecting essentially all of the incident energy. Also known as plunger; waveguide plunger. { 'pīs-tən }

piston attenuator [ELECTROMAG] A microwave attenuator inserted in a waveguide to introduce an amount of attenuation that can be varied by moving an output coupling device along its longitudinal axis. { 'pīs-tən ə'ten-yə,wād-ər }

pitch [COMPUT SCI] The distance between the centerlines of adjacent rows of hole positions in punched paper tape. { 'pich }

pitch-row [COMPUT SCI] The distance between two adjacent holes in a paper tape. { 'pich ,rō }

pi-T transformation See Y-delta transformation. { 'pī 'tē ,tranz-fər,mā-shən }

pixel [COMPUT SCI] The smallest part of an electronically coded picture image. [ELECTR] The smallest addressable element in an electronic display; a short form for picture element. Also known as pel. { 'pik'sel }

PL/I [COMPUT SCI] A multipurpose programming language, developed by IBM for the Model 360 systems, which can be used for both commercial and scientific applications. { 'pēl'wān }

PLA See programmed logic array.

placeholder [COMPUT SCI] A section of computer storage reserved for information that will be provided later. { 'plās,hōl-dər }

plaintext [COMMUN] The form of a message in which it can be generally understood, before it has been transformed by a code or cipher into a form in which it can be read only by those privy to the secrets of the cipher. [COMPUT SCI] Data that are to be encrypted. { 'plān,tēkst }

plain vanilla See vanilla. { 'plān vā'nīl-ə }

planar area [COMPUT SCI] In computer graphics, an object with boundaries, such as a circle or polygon. { 'plān ər ,čr-ē ə }

planar array [ELECTR] An array of ultrasonic transducers that can be mounted in a single plane or sheet, to permit closer conformation with the hull design of a sonar-carrying ship. { 'plā-nər ə'rā }

planar-array antenna [ELECTROMAG] An array antenna in which the centers of the radiating elements are all in the same plane. { 'plā-nər ə'rā ən'ten-ə }

planar ceramic tube [ELECTR] Electron tube having parallel planar electrodes and a ceramic envelope. { 'plā-nər sə'rām-ik 'tüb }

planar device [ELECTR] A semiconductor device having planar electrodes in parallel planes, made

by alternate diffusion of p- and n-type impurities into a substrate. { 'plā-nər dī,vīs }

planar diode [ELECTR] A diode having planar electrodes in parallel planes. { 'plā-nər 'dī,ōd }

planar photodiode [ELECTR] A vacuum photodiode consisting simply of a photocathode and an anode; light enters through a window sealed into the base, behind the photocathode. { 'plā-nər 'fōd-ō'dī,ōd }

planar process [ENG] A silicon-transistor manufacturing process in which a fractional-micrometer-thick oxide layer is grown on a silicon substrate; a series of etching and diffusion steps is then used to produce the transistor inside the silicon substrate. { 'plā-nər ,prā-səs }

planar transistor [ELECTR] A transistor constructed by an etching and diffusion technique in which the junction is never exposed during processing, and the junctions reach the surface in one plane; characterized by very low leakage current and relatively high gain. { 'plā-nər tran'zīs-tər }

plane [ELECTR] Screen of magnetic cores; planes are combined to form stacks. { 'plān }

plane earth [ELECTROMAG] Earth that is considered to be a plane surface as used in ground-wave calculations. { 'plān ,ərth }

plane-earth attenuation [ELECTROMAG] Attenuation of an electromagnetic wave over an imperfectly conducting plane earth in excess of that over a perfectly conducting plane. { 'plān ,ərth ə,tēn-yə'wā-shən }

plane of polarization [ELECTROMAG] Plane containing the electric vector and the direction of propagation of electromagnetic wave. { 'plān əv ,pō-lā-rā'zā-shən }

plane polarization See linear polarization. { 'plān ,pō-lā-rā'zā-shən }

plane-polarized wave [ELECTROMAG] An electromagnetic wave whose electric field vector at all times lies in a fixed plane that contains the direction of propagation through a homogeneous isotropic medium. { 'plān 'pō-lā,rīzd ,wāv }

plane reflector See passive reflector. { 'plān rī 'flek-tər }

planetary wave See long wave. { 'plān-ə-ter-ē 'wāv }

planigraphy See sectional radiography. { 'plā 'nīg-rā-fē }

planoconvex spotlight [ELEC] A light that can be used as a sharply defined spotlight or for soft-edged lighting; ranges in power from 100 to 2000 watts. { 'plā-nō'kən,vēks 'spāt,līt }

plan position indicator [ELECTR] A radar display in which echoes from various targets appear as bright spots at the same locations as they would on a circular map of the area being scanned, the radar antenna being at the center of the map. Variations of the plan position indicator format include limited-sector display with the radar location offset from the center appropriately, the orientation to true or magnetic north or the radar-vehicle heading at the top, and so on. Abbreviated PPI. { 'plān pə'zīsh-ən 'īn-dā,kād-ər }

plan position indicator repeater [ELECTR] Unit which repeats a plan position indicator (PPI)

semiconductor laser

self-steering microwave array [ELECTROMAG] An antenna array used with electronic circuitry that senses the phase of incoming pilot signals and positions the antenna beam in their direction of arrival. { 'self |stir-iŋ 'mī-krō,wāv a'rā }

self-synchronous device See synchro. { 'self |sɪŋ-kra-nəs dɪ'vɪs }

self-synchronous repeater See synchro. { 'self |sɪŋ-kra-nəs rɪ'pɛd-ər }

self-test See self-diagnostic routine. { 'self |tɛst }

self-triggering program [COMPUT SCI] A computer program which automatically commences execution as soon as it is fed into the central processing unit. { 'self |trɪg-ə-rɪŋ 'prō-gram }

self-tuning regulator [CONT SYS] A type of adaptive control system composed of two loops, an inner loop which consists of the process and an ordinary linear feedback regulator, and an outer loop which is composed of a recursive parameter estimator and a design calculation, and which adjusts the parameters of the regulator. Abbreviated STR. { 'self |tʊn-iŋ 'reg-yə,lād-ər }

selsyn See synchro. { 'sel-sɪn }

selsyn generator See synchro transmitter. { 'sel-sɪn |jən-ə-rād-ər }

selsyn motor See synchro receiver. { 'sel-sɪn |mōd-ər }

selsyn receiver See synchro receiver. { 'sel-sɪn rɪ,sɛ-vər }

selsyn system See synchro system. { 'sel-sɪn |sɪstəm }

selsyn transmitter See synchro transmitter. { 'sel-sɪn tranz,mɪd-ər }

SEM See scanning electron microscope.

semantic analysis [COMPUT SCI] A phase of natural language processing, following parsing, that involves extraction of context-independent aspects of a sentence's meaning, including the semantic roles of entities mentioned in the sentence, and quantification information, such as cardinality, iteration, and dependency. { sɪ'man'tɪk ə'nal-ə'səs }

semantic error [COMPUT SCI] The use of an incorrect symbolic name in a computer program. { sɪ'man'tɪk 'er-ər }

semantic extension [COMPUT SCI] An extension mechanism which introduces new kinds of objects into an extensible language, such as additional data types or operations. { sɪ'man'tɪk ɪk'sten-ʃən }

semantic gap [COMPUT SCI] The difference between a data or language structure and the objects that it models. { sɪ'man'tɪk 'gæp }

semaphore [COMPUT SCI] A memory cell that is shared by two parallel processes which rely on each other for their continued operation, and that provides an elementary form of communication between them by indicating when significant events have taken place. { 'sem-ə,fɔr }

semialgorithm [COMPUT SCI] A procedure for solving a problem that will continue endlessly if the problem has no solution. { ,sem-ə'l-gɔ'rɪθ-əm }

semiautomatic telephone system [COMMUN] Telephone system that limits automatic dialing to only those subscribers who are served by the same exchange as the calling subscriber. { 'sem-ə,ōd-ə'mad-ɪk 'tel-ə,fōn |sɪstəm }

semiconducting compound [SOLID STATE] A compound which is a semiconductor, such as copper oxide, mercury indium telluride, zinc sulfide, cadmium selenide, and magnesium iodide. { 'sem-ɪ-kən'dak-tɪŋ 'kəm.paʊnd }

semiconducting crystal [SOLID STATE] A crystal of a semiconductor, such as silicon, germanium, or gray tin. { 'sem-ɪ-kən'dak-tɪŋ 'krɪst-əl }

semiconductor [ELECTR] A solid crystalline material whose conductivity is intermediate between that of a metal and an insulator and may depend on temperature or voltage; by making suitable contacts to the material or by making the material suitably inhomogenous, electrical rectification and amplification may be obtained. { 'sem-ɪ-kən'dak-tər }

semiconductor device [ELECTR] Electronic device in which the characteristic distinguishing electronic conduction takes place within a semiconductor. { 'sem-ɪ-kən'dak-tər dɪ'vɪs }

semiconductor diode [ELECTR] **1.** A two-electrode semiconductor device that utilizes the rectifying properties of a $p-n$ junction or a point contact. **2.** More generally, any two-terminal electronic device that utilizes the properties of the semiconductor from which it is constructed. Also known as crystal diode; crystal rectifier; diode. { 'sem-ɪ-kən'dak-tər 'dɪ,ōd }

semiconductor-diode parametric amplifier [ELECTR] Parametric amplifier using one or more varactors. { 'sem-ɪ-kən'dak-tər |dɪ,ōd |par-ə'met-rɪk 'am-plə 'fɪ-ər }

semiconductor disk [COMPUT SCI] A large semiconductor memory that imitates a disk drive in that the operating system can read and write to it as though it were an ordinary disk, but at a much faster rate. Also known as nonrotating disk. { 'sem-ɪ-kən'dək-tər ,disk }

semiconductor doping See doping. { 'sem-ɪ-kən'dak-tər 'dɔp-iŋ }

semiconductor heterostructure [ELECTR] A structure of two different semiconductors in junction contact having useful electrical or electrooptical characteristics not achievable in either conductor separately; used in certain types of lasers and solar cells. { 'sem-ɪ-kən'dak-tər 'hed-ə-rō,streɪk-tʃər }

semiconductor junction [ELECTR] Region of transition between semiconducting regions of different electrical properties, usually between p -type and n -type material. { 'sem-ɪ-kən'dak-tər |jəŋk-ʃən }

semiconductor laser [OPTICS] A laser in which stimulated emission of coherent light occurs at a $p-n$ junction when electrons and holes are driven into the junction by carrier injection, electron-beam excitation, impact ionization, optical excitation, or other means; used as light transmitters

SOS

SOS [COMMUN] The distress signal in radio-telegraphy, consisting of the letters S, O, and S of the International Morse code.

sound analyzer [ENG] An instrument which measures the amount of sound energy in various frequency bands; it generally consists of a set of fixed electrical filters or a tunable electrical filter, along with associated amplifiers and a meter which indicates the filter output. { 'saund ,an-ə ,līz-ər }

sound board [COMPUT SCI] An adapter which provides a computer with the capability of reproducing and recording digitally encoded sound. Also known as audio adapter, sound card. { 'saun ,bōrd }

sound card See sound board. { 'saun kãrd }

sound carrier [COMMUN] The analog television carrier that is frequency-modulated by the sound portion of a television program; the unmodulated center frequency of the sound carrier is 4.5 megahertz higher than the video carrier frequency for the same television channel. { 'saund ,kar-ē-ər }

sound channel [ELECTR] The series of stages that handles only the sound signal in a television receiver. { 'saund ,chan-əl }

sound filmstrip [ENG ACOUS] A filmstrip that has accompanying sound on a separate disk or tape, which is manually or automatically synchronized with projection of the pictures in the strip. { 'saund 'film,strip }

sound gate [ENG ACOUS] The gate through which film passes in a sound-film projector for conversion of the sound track into audio-frequency signals that can be amplified and reproduced. { 'saund ,gæt }

sound head [ENG ACOUS] 1. The section of a sound motion picture projector that converts the photographic or magnetic sound track to audible sound signals. 2. In a sonar system, the cylindrical container for the transmitting projector and the receiving hydrophone. { 'saund ,hed }

sound-level meter [ENG] An instrument used to measure noise and sound levels in a specified manner; the meter may be calibrated in decibels or volume units and includes a microphone, an amplifier, an output meter, and frequency-weighting networks. { 'saund ,lev-əl ,mēd-ər }

sound navigation and ranging See sonar. { 'saund ,nav-ə'gā-shən ən 'rānj-ŋŋ }

sound-powered telephone [ENG ACOUS] A telephone operating entirely on current generated by the speaker's voice, with no external power supply; sound waves cause a diaphragm to move a coil back and forth between the poles of a powerful but small permanent magnet, generating the required audio-frequency voltage in the coil. { 'saund ,pəu-ərɪ 'tel-ə,fōn }

sound production [ENG ACOUS] Conversion of energy from mechanical or electrical into acoustical form, as in a siren or loudspeaker. { 'saund prə'dak-shən }

sound reception [ENG ACOUS] Conversion of acoustical energy into another form, usually electrical, as in a microphone. { 'saund rɪ'sep-shən }

sound recording [ENG ACOUS] The process of recording sound signals so they may be reproduced at any subsequent time, as on a disk, sound track, or magnetic tape. { 'saund rɪ,kɔrd-ŋŋ }

sound-reinforcement system [ENG ACOUS] An electronic means for augmenting the sound output of a speaker, singer, or musical instrument in cases where it is either too weak to be heard above the general noise or too reverberant; basic elements of such a system are microphones, amplifiers, volume controls, and loudspeakers. Also known as public address system. { 'saund ,rē-in'fɔrs-mənt ,sɪs-təm }

sound-reproducing system [ENG ACOUS] A combination of transducing devices and associated equipment for picking up sound at one location and time and reproducing it at the same or some other location and at the same or some later time. Also known as audio system; reproducing system; sound system. { 'saund ,rē-prə'düis-ŋŋ ,sɪs-təm }

sound spectrograph [ENG ACOUS] An instrument that records and analyzes the spectral composition of audible sound. { 'saund 'spek-trə ,graf }

soundstripe [ENG ACOUS] A longitudinal stripe of magnetic material placed on some motion picture films for recording a magnetic sound track. { 'saund ,stri:p }

sound system See sound-reproducing system. { 'saund ,sɪs-təm }

sound track [ENG ACOUS] A narrow band, usually along the margin of a sound film, that carries the sound record; it may be a variable-width or variable-density optical track or a magnetic track. { 'saund ,trak }

sound transducer See electroacoustic transducer. { 'saund tranz,düis-ər }

sound trap [ELECTR] A wave trap in an analog television receiver circuit that prevents sound signals from entering the picture channels. { 'saund ,trap }

source [ELEC] The circuit or device that supplies signal power or electric energy or charge to a transducer or load circuit. [ELECTR] The terminal in a field-effect transistor from which majority carriers flow into the conducting channel in the semiconductor material. { 'sɔrs }

source address [COMPUT SCI] The first address of a two-address instruction (the sound address is known as the destination address). { 'sɔrs 'æd,res }

source code [COMPUT SCI] The statements in which a computer program is initially written before translation into machine language. { 'sɔrs ,kɔd }

source data automation equipment [COMPUT SCI] Equipment (except paper tape and magnetic tape cartridge typewriters acquired separately and not operated in support of a computer) which, as a by-product of its operation, produces a record in a medium which is acceptable by automatic data-processing equipment. { 'sɔrs 'dæd-ə ,ɔd-ə'mā-shən ŋ ,kwɪp-mənt }

source data capture [COMPUT SCI] The procedures for entering source data into a computer system. { 'sɔrs 'dæd-ə ,kæp-tʃər }

transit-time mode

- frequency measured across a hybrid circuit joined to a given two-wire termination and balancing network. { 'tranz'hī-brəd 'lōs }
- transient** [PHYS] A pulse, damped oscillation, or other temporary phenomenon occurring in a system prior to reaching a steady-state condition. { 'tranch-ənt }
- transient analyzer** [ELECTR] An analyzer that generates transients in the form of a succession of equal electric surges of small amplitude and adjustable waveform, applies these transients to a circuit or device under test, and shows the resulting output waveforms on the screen of an oscilloscope. { 'tranch-ənt ,an-ə,līz-ər }
- transient distortion** [ELECTR] Distortion due to inability to amplify transients linearly. { 'tranch-ənt dī,stōr-shən }
- transient phenomena** [ELEC] Rapidly changing actions occurring in a circuit during the interval between closing of a switch and settling to a steady-state condition, or any other temporary actions occurring after some change in a circuit. { 'tranch-ənt fə,nām-ə-nə }
- transient program** [COMPUT SCI] A computer program that is stored in a computer's main memory only while it is being executed. { 'tranch-ənt 'prō-gram }
- transient suppressor** See surge suppressor. { 'tranch-ənt sə'pres-ər }
- transistance** [ELECTR] The characteristic that makes possible the control of voltages or currents so as to accomplish gain or switching action in a circuit; examples of transistance occur in transistors, diodes, and saturable reactors. { tran'zīs-təns }
- transistor** [ELECTR] An active component of an electronic circuit consisting of a small block of semiconducting material to which at least three electrical contacts are made, usually two closely spaced rectifying contacts and one ohmic (nonrectifying) contact; it may be used as an amplifier, detector, or switch. { tran'zīs-tər }
- transistor amplifier** [ELECTR] An amplifier in which one or more transistors provide amplification comparable to that of electron tubes. { tran'zīs-tər ,əm-plə,fī-ər }
- transistor biasing** [ELECTR] Maintaining a direct-current voltage between the base and some other element of a transistor. { tran'zīs-tər ,bī-as-īŋ }
- transistor characteristics** [ELECTR] The values of the impedances and gains of a transistor. { tran'zīs-tər ,kər-ik-tə,rīs-tīks }
- transistor chip** [ELECTR] An unencapsulated transistor of very small size used in microcircuits. { tran'zīs-tər ,chīp }
- transistor circuit** [ELECTR] An electric circuit in which a transistor is connected. { tran'zīs-tər ,sər-kət }
- transistor clipping circuit** [ELECTR] A circuit in which a transistor is used to achieve clipping action; the bias at the input is set at such a level that output current cannot flow during a portion of the amplitude excursion of the input voltage or current waveform. { tran'zīs-tər 'klīp-īŋ ,sər-kət }
- transistor gain** [ELECTR] The increase in signal power produced by a transistor. { tran'zīs-tər ,gān }
- transistor input resistance** [ELECTR] The resistance across the input terminals of a transistor stage. Also known as input resistance. { tran'zīs-tər 'īn,pūt rī,zīs-təns }
- transistor magnetic amplifier** [ELECTR] A magnetic amplifier together with a transistor preamplifier, the latter used to make the signal strong enough to change the flux in the core of the magnetic amplifier completely during a half-cycle of the power supply voltage. { tran'zīs-tər mag'ned-ik 'am-plə,fī-ər }
- transistor memory** See semiconductor memory. { tran'zīs-tər ,mem-rē }
- transistor radio** [ELECTR] A radio receiver in which transistors are used in place of electron tubes. { tran'zīs-tər ,rād-ē-ō }
- transistor-transistor logic** [ELECTR] A logic circuit containing two transistors, for driving large output capacitances at high speed. Abbreviated T²L; TTL. { tran'zīs-tər tran'zīs-tər 'lāj-īk }
- transition** [COMMUN] Change from one circuit condition to the other; for example, the change from mark to space or from space to mark. { tran'zīsh-ən }
- transition element** [ELECTROMAG] An element used to couple one type of transmission system to another, as for coupling a coaxial line to a waveguide. { tran'zīsh-ən ,el-ə-mənt }
- transition factor** See reflection factor. { tran'zīsh-ən ,fak-tər }
- transition function** [COMPUT SCI] A function which determines the next state of a sequential machine from the present state and the present input. { tran'zīsh-ən ,fəŋk-shən }
- transition loss** [ELEC] At a junction between a source and a load, the ratio of the available power to the power delivered to the load. { tran'zīsh-ən ,lōs }
- transition point** [ELECTROMAG] A point at which the constants of a circuit change in such a way as to cause reflection of a wave being propagated along the circuit. { tran'zīsh-ən ,pōint }
- transitron** [ELECTR] Thermionic-tube circuit whose action depends on the negative transconductance of the suppressor grid of a pentode with respect to the screen grid. { 'tran-sə,trən }
- transitron oscillator** [ELECTR] A negative-resistance oscillator in which the screen grid is more positive than the anode, and a capacitor is connected between the screen grid and the suppressor grid; the suppressor grid periodically divides the current between the screen grid and the anode, thereby producing oscillation. { 'tran-sə,trən 'ās-ə,ləd-ər }
- transit time** [ELECTR] The time required for an electron or other charge carrier to travel between two electrodes in an electron tube or transistor. { 'trans-ət ,tīm }
- transit-time microwave diode** [ELECTR] A solid-state microwave diode in which the transit time of charge carriers is short enough to permit operation in microwave bands. { 'trans-ət ,tīm 'mī-kra,wāv 'dī,ōd }
- transit-time mode** [ELECTR] A mode of operation of a Gunn diode in which a charge dipole,

IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF DELAWARE

| | | |
|-------------------------------|---|----------------------|
| GODO KAISHA IP BRIDGE 1, |) | |
| |) | |
| Plaintiff, |) | |
| |) | |
| v. |) | C.A. No. 16-290 (MN) |
| |) | |
| OMNIVISION TECHNOLOGIES, INC. |) | |
| |) | |
| Defendant. |) | |

DECLARATION OF SAMUEL E. JOYNER

I, Samuel E. Joyner, make this declaration in support of IP Bridge’s Opening Claim Construction Brief and certify as follows:

1. My name is Samuel E. Joyner. I am more than twenty-one years old, of sound mind, and fully capable of making this declaration. I am a graduate of the U.S. Military Academy at West Point, New York. Before attending law school, I served in the U.S. Army as an Airborne Infantry Ranger. I was honorably discharged from active duty service as a Captain. I have never been convicted of a felony or misdemeanor involving moral turpitude. I was conferred the degree of Doctor of Jurisprudence from The University of Tulsa College of Law in 2002, and I received my license from the State Bar of Texas in November 2002. I am a partner at the law firm of Shore Chan DePumpo LLP in Dallas, Texas, and counsel of record for plaintiff Godo Kaisha IP Bridge 1 in an action styled *Godo Kaisha IP Bridge 1 v. Omni Vision Technologies, Inc.*, No. 1:16-cv-00290-MN-SRF, in the United States District Court for the District of Delaware. I have personal knowledge of the facts set forth in this declaration and am competent to testify thereto.

2. A true and correct copy of each document identified in Exhibit A (attached hereto) is included in the Appendix in Support of IP Bridge’s Opening Claim Construction Brief.

I declare under penalty of perjury pursuant to 28 U.S.C. § 1746 the foregoing is true and correct to the best of my knowledge. Executed on September 14, 2018.



Samuel E. Joyner

Exhibit A

| Description | App. |
|-----------------------------------------------------------------------|----------------|
| US Patent No. 8,084,796 B2 to Mori, et al. | App. 0001-0021 |
| April 6, 2011 Amendment in '796 patent file history | App. 0022-0029 |
| September 11, 2011 Notice of Allowability in '796 patent file history | App. 0030-0032 |
| US Patent No. 8,106,431 B2 to Mori, et al. | App. 0033-0053 |
| December 15, 2010 Amendment in '431 patent file history | App. 0054-0063 |
| May 12, 2010 Amendment in '431 patent file history | App. 0064-0073 |
| September 30, 2011 Notice of Allowability in '431 patent file history | App. 0074-0076 |
| US Patent No. 8,378,401 B2 to Mori, et al. | App. 0077-0099 |
| August 27, 2012 Amendment in '401 patent file history | App. 0100-0112 |
| November 14, 2012 Notice of Allowability in '401 patent file history | App. 0113-0115 |
| US Patent No. 7,436,010 B2 to Mori, et al. | App. 0116-0137 |
| May 8, 2006 Amendment in '010 patent file history | App. 0138-0156 |
| October 24, 2006 Amendment in '010 patent file history | App. 0157-0174 |
| March 29, 2007 Amendment in '010 patent file history | App. 0175-0187 |
| September 24, 2007 Amendment in '010 patent file history | App. 0188-0201 |
| March 21, 2008 Amendment in '010 patent file history | App. 0202-0212 |
| US Patent No. 6,160,281 to Guidash | App. 0213-0227 |
| US Patent No. 6,310,366 B1 to Rhodes, et al. | App. 0228-0243 |
| US Patent No. 6,794,677 to Tamaki, et al. | App. 0244-0264 |
| January 22, 2004 Amendment in '677 patent file history | App. 0265-0269 |
| US Patent No. 6,709,950 B2 to Segawa, et al. | App. 0270-0308 |
| January 15, 2003 Amendment in '950 patent file history | App. 0309-0326 |
| October 24, 2003 Amendment in '950 patent file history | App. 0327-0338 |

| | |
|-----------------------------------------------------------------------|----------------|
| November 6, 2003 Notice of Allowability in '950 patent file history | App. 0339-0340 |
| US Patent No. 6,538,324 B1 to Tagami, et al. | App. 0341-0371 |
| January 28, 2002 Amendment in '324 patent file history | App. 0372-0378 |
| June 11, 2002 Response/Remarks in '324 patent file history | App. 0379-0382 |
| August 9, 2002 Amendment in '324 patent file history | App. 0383-0390 |
| September 10, 2002 Notice of Allowability in '324 patent file history | App. 0391-0393 |
| IEEE Standard Dictionary of Electrical and Electronics Terms, 1988 | App. 0394-0409 |
| McGraw-Hill Dictionary of Electrical and Computer Engineering, 2004 | App. 0410-0423 |
| Declaration of Samuel E. Joyner | App. 0424-0427 |

TK
7882
M4
I2
1984

**IEEE 1984 SOLID-STATE
SENSOR CONFERENCE**

ORGANIZING COMMITTEE 1984 IEEE SOLID-STATE SENSOR CONFERENCE



Ken D. Wise
General Chairman
University of Michigan

Kurt E. Peterson
Program Chairman
Transensory Devices

Tom Poteat
Local Arrangements
ATT Bell Laboratories

Joseph Giachino
Financial Chairman
Ford Motor Company

S. C. Chang
Technical Digest
General Motors Research Laboratories



PROGRAM COMMITTEE

Philip Barth
Stanford University

Joseph Giachino
Ford Motor Company

Wen H. Ko
Case Western Reserve Univ.

Richard S. Muller
UC - Berkeley

Rudolph Panholzer
Naval Postgraduate School

John M. Borky
Air Force Systems Comm.

James W. Knutti
Transensory Devices

Joseph R. Mallon
Kulite Semiconductor

Harvey Nathanson
Westinghouse Research

Steve Senturia
MIT

HIGH-DENSITY SOLID-STATE IMAGE SENSORS

Timothy J. Tredwell

Research Laboratories
Eastman Kodak Company
Rochester, NY 14650

Abstract

The most highly developed of solid-state sensors are visible image sensors. Visible image sensor arrays with more than a million picture elements and with noise levels in the tens of electrons have been developed. In this paper the architectures of image sensors are reviewed, and the key issues are discussed. As an example of the present status of sensor technology, results on a 360,000-pixel charge-coupled image sensor are presented.

Sensor Architectures

The first visible image sensor array was reported in 1967 [1]. However, the development of present-day sensors occurred after the discovery of the charge-coupled device (CCD) in 1970 [2]. The first applications for solid-state sensors were in military and commercial systems. Most of these sensors were linear arrays. More recently, area arrays have been developed for consumer applications. Owing to the continuing development of process technology for silicon integrated circuits, the cost of solid-state imagers is rapidly becoming competitive with the electron-beam-scanned camera tubes such as the saticon. Sensor arrays with 180,000 pixels are in production, and arrays with 360,000 pixels are in advanced development. The advances in silicon VLSI technology that made large-area arrays feasible have also made possible linear arrays with up to 5732 elements [3,4], high-sensitivity time-delay-and-integrate (TDI) scanners [5], very high-frame-rate imaging arrays for high-speed video photography [6], and very high-resolution arrays for astronomy [7].

An image sensor consists of photosensitive elements that convert the incoming light to charge and readout structures that transfer the charge to the output. Three major classes of photosensitive elements are in wide-spread use: the photodiode, the photocapacitor, and the photoconductor. The structure and band diagrams for these photosensitive elements are illustrated in Fig. 1. The photodiode consists of a p-n junction. Usually the implantation for the photodiode is tailored to yield a high electric field from the surface to aid in collection of photoelectrons generated near the surface, giving a high blue sensitivity. Owing to the low capacitance of the diode structure, the charge storage capacity of the photodiode is usually small. For image sensor array applications, the diode is usually fabricated in a p-well to reduce crosstalk and blooming. A variant on the photodiode is the p^+n -p photodiode [8], in which a heavily doped p^+ layer is placed near the surface and the n-type layer is lightly doped and is fully depleted during operation. The p^+n front junction results in a factor of 5 or more charge capacity, as compared to the normal photodiode, as well as reduced image lag.

The photocapacitor consists of a thin polysilicon gate above an oxide. Owing to the high optical absorption of the polysilicon, the quantum efficiency is lower than in the photodiode, particularly in the blue. The photocapacitor is used most widely in the form of a frame-transfer CCD or the CID, although

photocapacitor arrays have been used for very high-speed applications [6]. Owing to the high capacitance of the MOS structure, the photocapacitor has the highest charge of all the photosensitive elements.

Recently, there has been great excitement over the development of photoconductive films such as hydrogenated amorphous silicon (α -Si:H) [9]. These films, deposited on top of an interline or X-Y-addressed diode array, result in a vertical integration of sensors. The α -Si:H photoconductors consist of a back contact (such as aluminum) that contacts the diode in the underlying array, an α -Si:H layer $\sim 1 \mu\text{m}$ thick, and a transparent top electrode. The photoconductor is biased to complete depletion. Photo-generated carriers are swept out of the photoconductor and stored in the underlying diode. The photoconductor offers high quantum efficiency, very high area utilization, and internal antiblooming.

The major classes of readout architectures for image sensors are the frame-transfer CCD [10,12], the interline-transfer CCD [13-16], and various X-Y-addressed MOS photodiode arrays [6,9,17-20] (Fig. 2). The frame-transfer CCD consists of an illuminated imaging area with vertical registers to integrate and transfer the charge, a storage register to store the charge during readout, and a horizontal transfer register. For television applications both the image and storage areas store one field (242 lines for NTSC television). Vertical interlacing is accomplished by integrating under different electrodes during the two fields, accomplishing a half-pixel shift in the relative position of the pixel. Frame-transfer CCD's have been constructed with two and three levels of polysilicon as well as with one level of polysilicon in virtual-phase CCD's [10]. Since the entire pixel area is photosensitive, the quantum efficiency is very high. However, absorption of blue light in the polysilicon electrodes reduces the blue efficiency. At the end of each field, the integrated charge must be transferred from the image to the storage register. This transfer, which typically requires almost a millisecond, results in some vertical image smearing owing to the very low capacitance of the CCD output ($<40 \text{ fF}$); the CCD has very low noise and hence very good low-light-level performance. Output noise values of $<50 \text{ rms electrons}$ at video rates have been reported.

The interline CCD imager consists of vertical CCD registers used for charge transfer and photodiodes for light sensing and charge storage. For NTSC television there would be 484 diodes vertically and 242 stages of the CCD shift register. At the end of one field the charge from the top diode in each stage is transferred onto the vertical CCD register, while in the other field the charge from the bottom diode is transferred. The vertical registers are optically shielded with aluminum. Owing to the separation of light-sensing and charge-transfer functions, the photodiode typically occupies only 25-40% of the cell area. This results in a lower overall quantum efficiency as compared to the frame-transfer CCD. However, use of photoconductive layers overlying the sensor could greatly reduce this disadvantage.

The unit cell of MOS X-Y-addressed imagers consists of a photodiode (or photocapacitor), a transfer

gate, and a diffusion contacted by a metal signal line. The transfer gates are addressed by a vertical scan generator, usually a dynamic shift register, which addresses each row sequentially. Horizontal charge readout may be accomplished with horizontal signal lines connected to the vertical signal lines by FET switches controlled by a horizontal scanner. Other X-Y-addressed arrays utilize a CCD for horizontal readout. Owing to the use of a metal signal line instead of a CCD for vertical transfer, the MOS array has a larger fraction of each pixel devoted to the photodiode, resulting in higher quantum efficiency. The MOS array is also simpler to manufacture. However, the sensitivity of the MOS imager at low light levels is severely constrained by the KTC and the pattern noise of the high-capacitance horizontal and vertical signal lines. Although the use of a horizontal CCD reduces the horizontal readout noise, the KTC noise of the vertical signal lines results in a factor of 10 higher noise than the interline CCD readout.

A 360,000-Pixel Solid-State Image Sensor

Sensor Design

As an example of the performance of present solid-state sensors, a 360,000-pixel charge-coupled image sensor will be described [11]. The sensor is used for imaging color photographic negatives on television, which places some unique demands on a solid-state sensor. These include wide dynamic range, low pattern noise, high resolution, and excellent color reproduction.

The sensor architecture is shown in Fig. 3a. The sensor consists of a four-phase CCD image area, dual two-phase horizontal registers, and separate output amplifiers for each of the three colors. During the vertical retrace interval the photographic negative is illuminated. The vertical clocks are held constant to integrate the signal charge. At the end of the vertical retrace interval the signal is read out. A row at a time is transferred into the horizontal registers. The charge from columns with green color filters is transferred to the top register, while the charge from the alternate columns with red and blue color filters is transferred to the bottom register. The dual horizontal register design was required to achieve the 12- μm horizontal column spacing without a third level of polysilicon. The horizontal registers are read out at a 7.15 MHz pixel rate. The charge is sensed by floating diffusion outputs and buffered by dual-stage buried-channel source followers. The use of dual-stage source followers allowed optimization of the first stage for low input capacitance and the second stage for high drive current. The use of the buried-channel FET design reduced low-frequency (1/f) noise.

A photomicrograph of the image sensor is shown in Fig. 3b. The image area is 8.8 mm (H) x 6.6 mm (V). A schematic of the pixel is shown in Fig. 3c. The channel-stop region is 2 μm wide, and the buried channel is 10 μm wide. The gate oxide under both the first and second polysilicon electrodes was 1600 Å thick, to maximize optical transmission in the blue. The polysilicon layers were both 1700 Å thick. Source-drain regions were formed by shallow arsenic implantation to minimize short-channel effects in the output structure.

Spectral Response

In a color image sensor in which the photosensitive area is fully covered by polysilicon, careful choice of the polysilicon thickness is required to achieve adequate transmission in the blue while

maintaining sufficiently low resistance to transfer charge vertically. Figure 4a shows the optical absorption coefficient of polysilicon as a function of wavelength. Figure 4b shows the measured spectral response of the sensor along with the response calculated from the known layer thicknesses and the optical constants. At wavelengths below 500 nm the response is dominated by optical absorption in the polysilicon electrodes. Between 500 and 800 nm the response is dominated by structure due to optical interference within the polysilicon and the gate oxide. Beyond 800 nm the light is absorbed well below the silicon surface, and the spectral response decreases, owing to recombination of the photogenerated electrons.

Organic color filter arrays are fabricated on top of the sensor in an R-G-B stripe geometry. The color filter arrays are processed by sequential coating, patterning, and dyeing of special photoresists developed for this application. Owing to the narrow (2 μm) light-shield width, extreme resolution and sharpness requirements are placed on the resist materials. The dyes for this color filter array were specifically designed for imaging photographic negatives.

Charge Capacity

Because of the large density range of photographic negatives, a wide dynamic range is required in the sensor. There are two limitations to charge capacity in a buried-channel CCD: (1) the interaction between electrons and interface states at the Si-SiO₂ surface and (2) the potential difference between well and barrier electrodes. Figure 5a illustrates the first limitation. The electrostatic potential and the electron density are shown as a function of depth for three different quantities of charge in the channel. As more electrons are added to the channel, the barrier to the surface decreases and the electron concentration at the surface increases. Electrons can be captured at interface states when electrons come in contact with the surface.

Owing to the narrow channel width, two-dimensional effects significantly reduce charge capacity. Figure 5b shows the electrostatic potential and electron distribution in two dimensions calculated by finite-difference techniques. The electron distribution is shown at the transition between buried- and surface-channel operation ($\phi_{\text{CH}} - \phi_{\text{S}} = 300 \text{ mV}$) for a $1 \times 10^{12} \text{ cm}^{-2}$ buried-channel dose. The electrons occupy only the center 4 μm of the 10- μm channel. For a $2 \times 10^{12} \text{ cm}^{-2}$ buried-channel dose with a significantly larger barrier between channel and surface, the electrons occupy the center 7 μm of the 10- μm channel. The barrier between the electrons in the channel calculated as a function of the electron density is shown in Fig. 5c for two buried-channel doses using one- and two-dimensional models. Figure 6 shows the experimentally measured differential charge-transfer inefficiency for the image area as a function of the number of electrons per pixel for the two buried-channel doses. The $1 \times 10^{12} \text{ cm}^{-2}$ dose yields a capacity of 100,000 electrons per pixel, and the $2 \times 10^{12} \text{ cm}^{-2}$ dose 800,000 electrons, in good agreement with the two-dimensional model.

Noise

The noise sources in this sensor include pattern and shot noise from dark current, output amplifier noise, and photosensitivity pattern noise due to the sensor and the color filter array.

The dark current in better sensors at room temperature was 5 nA/cm^2 or 1600 electrons per pixel. Measurements of the dark current in test structures adjacent to the sensor as a function of gate voltage showed that surface generation accounted for 2.5 nA/cm^2 , generation in the buried-channel implanted region for 1 nA/cm^2 , generation in the unimplanted portion of the depletion layer for 0.5 nA/cm^2 , and diffusion current for 0.1 nA/cm^2 . Comparison of test structures with and without channel stops indicated that the channel stops contributed an additional 1 nA/cm^2 to the overall dark current. Subsequent analysis by transmission electron microscopy revealed dislocation loops 100 \AA in diameter in the implanted region of the channel and precipitates 50 \AA in diameter in the channel-stop regions.

The largest random noise source is the output amplifier at 200 rms electrons per pixel in a 3.5-MHz bandwidth. The output amplifiers are two-stage buried-channel source followers with sensitivity of $2 \mu\text{V}$ /electron. Owing to the use of buried-channel transistors in the source follower and to double correlated sampling in the signal processing, the output amplifier noise is almost entirely a result of thermal noise in these transistors.

In Fig. 7 the signal and the noise from various sources are plotted as a function of the density of the photographic negative. The largest noise source is the output amplifier noise at 200 rms electrons per pixel. The dynamic range of the sensor is 70 dB. This exceeds the dynamic range required for imaging photographic negatives.

References

- [1] P. Weimer et al., "A self-scanned solid-state image sensor," IEEE Proc., vol. 55, pp. 1591-1602, 1967.
- [2] G. F. Amelio, M. F. Tompsett, and G. E. Smith, "Experimental verification of the charge-coupled-device concept," Bell System Tech. J., vol. 49, pp. 593, April 1970.
- [3] T. Yamada, H. Goto, A. Shudo, and N. Suzuki, "A 3648-element CCD linear image sensor," 1982 IEDM Tech. Digest, p. 320.
- [4] N. Kadokoki et al., "A 5732-element 1.2" linear CCD imager," 1984 ISSCC Tech. Digest, p. 36.
- [5] M. Farrier and R. Dyck, "A large area TD image sensor for low light level imaging," IEEE Trans. Electron Devices, vol. ED-27, pp. 1688-1693, August 1980.
- [6] T. Lee et al., "A novel solid-state image sensor for image recording at 2,000 frames per second," 1981 IEDM Tech. Digest, pp. 475-478.
- [7] R. McGrath and J. Freeman, "An 8-megapixel/sec 800×800 virtual phase CCD imager for scientific applications," 1983 IEDM Tech. Digest, pp. 489-491 and 749-750.
- [8] N. Teranishi, A. Kohono, Y. Ishihara, E. Oda, and K. Arai, "No-image-lag photodiode structure in the interline CCD image sensor," 1982 IEDM Tech. Digest, pp. 324-327.
- [9] T. Tsukada et al., "Solid-state color imager using an $\alpha\text{-Si:H}$ photoconductive film," 1981 IEDM Tech. Digest, pp. 479-482.
- [10] J. Hyneczek, "Virtual phase technology: A new approach to fabrication of large-area CCD's," IEEE Trans. Electron Devices, vol. ED-78, pp. 483-489, May 1981.
- [11] T. H. Lee et al., "A 360,000-pixel color image sensor for imaging photographic negatives," 1983 IEDM Tech. Digest, pp. 492-494.
- [12] L. Jastrzebski, P. Lavine, W. Fisher, and A. Cope, "Cosmetic defects in CCD imagers," J. Electrochem. Soc., p. 885, April 1981.
- [13] A. Furukawa et al., "An interline-transfer CCD for a single-sensor 2/3" color camera," 1980 IEDM Tech. Digest, pp. 346-348.
- [14] Y. Ishihara et al., "Interline CCD sensor with an antiblooming structure," 1982 ISSCC Digest, pp. 168-169.
- [15] S. Miyatake et al., "A CCD imager with 580×475 clock-line isolated photodiodes," 1983 ISSCC Digest, p. 262.
- [16] E. Oda et al., "A CCD image sensor with 768×490 pixels," 1983 ISSCC Digest, pp. 264-265.
- [17] D. M. Brown et al., "Row readout and advances in CID imaging," 1980 ISSCC Digest, pp. 28-29.
- [18] S. Ohba et al., "MOS imaging with random noise suppression," 1984 ISSCC Digest, pp. 26-27.
- [19] M. Aoki et al., "2/3 Format MOS single-chip color imager," IEEE Trans. Electron Devices, vol. ED-29, pp. 745-750, April 1982.
- [20] S. Terakawa et al., "A new organization area image sensor with CCD readout through charge priming transfer," IEEE Electron Device Letters, vol. EDL-1, pp. 86-88, May 1980.




Fig. 1 Cross-sections and band diagrams of photosensitive elements: (a) photo-diode, (b) photocapacitor, (c) photoconductor




Fig. 2 Architectures of major sensor designs: (a) frame-transfer CCD, (b) interline-transfer CCD, (c) MOS diode array





Fig. 3. (a) Design of image sensor. Sensor has 740 columns horizontally with R-G-B-G stripe color filter pattern. Vertical registers are four-phase C.C.D.'s; horizontal registers are two-phase.

(b) Photograph of sensor chip. Image area is 8.8 mm (H) x 6.6 mm (V).

(c) Design of image area. Width of column is 12 μm , including 2 μm channel stops.





Fig. 4. (a) Absorption coefficient of polysilicon phosphorus doped at various concentrations.

(b) Measured and calculated spectral response of sensor.





Fig. 5. (a) Electrostatic potential and electron distribution for different quantities of charge in the buried channel.

(b) Electrostatic potential and electron distribution in two dimensions for 10 μm wide buried channel.

(c) Potential barrier between buried channel and surface as a function of electron concentration for two buried-channel doses. Results of one- and two-dimensional models are shown.





Fig. 6. Differential transfer inefficiency vs. number of electrons per pixel for vertical C.C.D. registers for two buried-channel doses.




Fig. 7. Signal and noise as a function of the density of the photographic negative. Dynamic range of the sensor is 70 dB.

WEBSTER'S
DESK
DICTIONARY

Sol Steinmetz
EXECUTIVE EDITOR

Carol G. Braham
PROJECT EDITOR

RHR
PRESS
New York

Webster's Desk Dictionary

Copyright © 2001, 1993 by Random House, Inc.

All rights reserved under International and Pan-American Copyright Conventions. No part of this book may be reproduced in any form or by any means, electronic or mechanical, including photocopying, without the written permission of the publisher. All inquiries should be addressed to RHR Press, Random House Reference, Random House, Inc., New York, NY. Published in the United States by Random House, Inc., New York and simultaneously in Canada by Random House of Canada Limited.

This dictionary is based on the *Random House Webster's College Dictionary*, copyright © 2000, 1999, 1998, 1996, 1995, 1992, 1991 by Random House, Inc.

Random House Dictionary Database is a trademark of Random House, Inc.

An earlier version of this work was published in 1996 by Gramercy Press, an imprint of Random House Value Publishing.

Trademarks

A number of entered words which we have reason to believe constitute trademarks have been designated as such. However, no attempt has been made to designate as trademarks or service marks all terms or words in which proprietary rights might exist. The inclusion, exclusion, or definition of a word or term is not intended to affect, or to express a judgement on, the validity of legal status of the word or term as a trademark, service mark, or other proprietary term.

This book is available for special purchases in bulk by organizations and institutions, not for resale, at special discounts. Please direct your inquiries to the Random House Special Sales Department, toll-free 888-591-1200 or fax 212-572-4961.

Please address inquiries about licensing of reference products to the Subsidiary Rights Department, Random House Reference, fax 212-940-7352.

Library of Congress Cataloging-in-Publication Data is available.

Visit the Random House Reference Web site at www.randomwords.com

Typeset and printed in the United States of America.

9 8 7 6 5 4 3 2 1

July 2001

ISBN: 0-375-42565-9

New York • Toronto • London • Sydney • Auckland

A

42

rooked. **2.** determined; latent.
 naked. **2.** to make
n. a colorless, flamma-
 dom coal tar; used in
 dyes.
v.t. **1.** to dispose of
 to hand down.
v. **2.** to de-
 : act of bequeathing. **2.**
 -**rating.** to scold; re-
 member of any of a group
 of languages
d or -**raft**-**raising.** **1.**
 esp. by death. **2.** to de-
 -**be-leave/ment.** *n.*
 less cap.
 disease caused by a de-
 to paralysis and emacila-
 , *n.* a part of the N Pa-
 a.
 nnecting the Bering Sea
 in W California. 102,724.
n. a synthetic radioactive
 17.
 of Germany. 3,121,000.
 rme zone (West Berlin)
 rlin).
 a group of British Is-
 jo. —Ber-mu'dan, Ber-
 with a *pl. v.* shorts ex-
n. the capital of Switzer-
 rrah, 1845–1923, French
v. -**ried**, -**ry-ing.** —*n.* **1.**
 y fruit, as the strawberry.
 wheat. —*v.t.* **3.** to gather
 like*, *adj.*
adj. violently or destruc-
 frenzied warrior = ber-
 : sleeping space, as on a
 ace allotted for a ship to
 : position. —*v.t.* **4.** to al-
 e into a berth. —*Idiom.*
 : keep a careful distance
 varieties of which are val-
 benyllium.
 a hard, light metallic el-
 alloys to reduce fatigue.
t. no. 4.
v. -**sought** or -**soeched**,
 sk eagerly (for). —**be-**
ly, adv.
t-ting. **1.** to attack on all
 or at the side of; near. **2.**
 r: beside the point. **4. be-**
3. beside oneself, frantic;
 e prepositional meanings
 esides is preferred, esp.
 ; furthermore. **2.** in addi-
 rep. **4.** in addition to. **5.**
 e besides me. —*Usage.*
god, -sieg-ing. **1.** to lay
3. to importune, as with
 smear.
 to soil; sully.
 rn, esp. one of brush or
1, -sotting. **1.** to stupefy

43

with drink. **2.** to make stupid or foolish, esp. with infa-
 tuation.
be-sought (bi sōt'), *v.* a *pt.* and *pp.* of BESEECH.
be-spat-ter (bi spat'er), *v.t.* to spatter.
be-speak (bi spēk'), *v.t.* -**s-poke**, -**s-poken** or -**s-poke**,
 -**s-peak-ing.** **1.** to reserve beforehand. **2.** to show; indi-
 cate.
best (best), *adj., superl. of good with better as compar.*
1. of the highest quality or standing. **2.** most ad-
 vantagous or sullable. **3.** largest: *the best part of a*
day. —*adv., superl. of well with better as compar.* **4.**
 most excellently. **5.** in or to the highest degree. —*n.* **6.**
 someone or something that is best. **7.** salutations: *Give*
them my best. —*v.t.* **8.** to get the better of; beat or sur-
 pass. —*Idiom.* **9. at best,** even under the most fa-
 vorable circumstances. **10. get the best of, a.** to gain
 the advantage over. **b.** to defeat; subdue. **11. make**
the best of, to cope with; accept.
bestial (bes'chəl, bēs'-), *adj.* **1.** of or having the form
 of a beast. **2.** brutal or inhuman. —**bes'ti-al'i-ty**
 (-chē əl'itē), *n.* —**bes'ti-al-ly, adv.**
best-i-ar'y (-chē er'ē), *n., pl. -ar-ies.* a collection of
 moralizing tales about real and mythical animals.
bestir (bi stīr'), *v.t.* -**stirred**, -**stirring.** to rouse to
 action.
best man', n. the chief attendant of the bridegroom
 at a wedding.
bestow (bi stō'), *v.t.* to present as a gift; confer.
 —**be-stow'al, n.**
bestride (bi strīd'), *v.t.* -**strode** or -**strid**, -**strid-den**
 or -**strid**, -**strid-ing.** **1.** to get or be astride of. **2.** to
 step over with long strides.
best-sell'er, n. a product, as a book, that among
 those of its class sells very well at a given time.
 —**best-sell'ing, adj.**
bet (bet), *v.* **bet** or **betted**, **betting, n.** —*v.t.* **1.** to
 pledge (money, etc.) as a forfeit if one's forecast of a
 future event is wrong. **2.** to maintain as in a bet. —*v.i.*
3. to make a bet. —*n.* **4.** a pledge made in betting. **5.**
 a thing pledged. **6.** something bet on. **7.** a person or
 thing considered a good choice.
bēta (bā'ta; esp. Brit. bē't-), *n., pl. -tas.* the second
 letter of the Greek alphabet (β, β').
betake (bi tāk'), *v.t.* -**took**, -**tak-on**, -**tak-ing.** to
 cause (oneself) to go.
βeta particle, n. an electron or positron emitted
 from an atomic nucleus during radioactive decay.
bet-a ray', n. a stream of beta particles.
betel (bet'el), *n.* an East Indian pepper plant.
betel nut', n. the seed of a palm, chewed in many
 tropical regions together with slaked lime and betel
 leaves as a stimulant.
bête noire (bā't nwār', bet'), *n., pl. bêtes noires*
 (bā't nwār', bet'). a person or thing intensely disliked
 or dreaded. [*< F.*]
be-think (bi think'), *v.t.* -**thought**, -**think-ing.** to
 cause (oneself) to consider or recollect.
Beth-le-hem (beth'li hem', -lĕ ħem), *n.* a town in the
 West Bank, near Jerusalem; birthplace of Jesus.
betide (bi tid'), *v.t., v.i.* -**tid-ed**, -**tid-ing.** to happen
 (to).
be-times (bi timz'), *adv.* early; in good timē.
be-to-ken (bi tō'ken), *v.t.* **1.** to give evidence of; Indi-
 cate. **2.** to portend.
be-tray (bi trā'), *v.t.* **1.** to deliver or expose to an en-
 emy by treachery. **2.** to be unfaithful or disloyal to. **3.**
 to reveal (something meant to be hidden). **4.** to seduce
 and desert. —**be-tray'al, n.** —**be-tray'er, n.**
be-troth (bi trōth', -trōth'), *v.t.* to promise to give in
 marriage. —**be-troth'al, n.**
be-troth-ed', adj. **1.** engaged to be married. —*n.* **2.**
 the person to whom one is betrothed.
better (bet'ər), *adj., compar. of good with best as*
superl. **1.** of superior quality or excellence. **2.** of su-
 perior suitability; preferable. **3.** larger; greater. **4.** im-
 proved in health. —*adv., compar. of well with best as*
superl. **5.** in a more excellent manner. **6.** more com-
 pletely. **7. more; lives better than a mile away.** —*v.t.* **8.**
 to make better; improve. **9.** to surpass or exceed. —*n.*
10. something that is preferable. **11. Usual, -ters.** those
 superior to oneself. —*Idiom.* **12. get the better of,**
 to prevail against.
bet-ter-ment, n. the act of bettering; improvement.
bet'tor or bet'ter, n. a person who bets.
betwēen (bi twēn'), *prep.* **1.** in the space separating.

besought to bibliography

2. intermediate in time, quantity, or degree. **3.** link-
 ing; connecting. **4.** by the common participation of: *Be-*
tween us, we can finish the job. **5.** distinguishing one
 from the other in comparison. **6.** existing confidentially
 for: *We'll keep this between ourselves.* —*adv.* **7.** in the
 intervening space or time. —*Usage.* BETWEEN YOU AND
 I, though occasionally heard in the speech of educated
 persons, is not the commonly accepted form. Since the
 pronouns are objects of the preposition BETWEEN, the
 usual form is *between you and me.* See also AMONG.
be-twixt' (-twixt'), *prep., adv.* **1.** between. —*Idiom.*
2. betwixt and between, in a middle position.
be-vel (bev'əl), *n., v., -sleed, -sling* or (*esp. Brit.*)
 -**sleed, -sling.** —*n.* **1.** the inclination or angle that one
 line or surface makes with another when not at right
 angles. **2.** an adjustable tool for laying out or measur-
 ing angles. —*v.t.* **3.** to cut at a bevel. —*v.l.* **4.** to slant;
 incline.
be-vel gear', n. a gear meshing with a similar gear
 set at right angles.
be-ver-age (bev'ər ĭ), *n.* any drinkable liquid, (esp.
 other than water. [*< AF, = bevire to drink (< L bibere)*
 + -age]
Be-verly Hills' (bev'ər ĩ), *n.* a city in SW California,
 surrounded by the city of Los Angeles. 32,367.
be-vy (bev'ē), *n., pl. -ies.* **1.** a group of birds, esp.
 quail. **2.** a large group or collection.
be-wail (bi wāl'), *v.t.* to express deep sorrow for; la-
 ment.
be-ware (bi wār'), *v.t., v.i.* to be wary, cautious, or
 careful (of).
be-wigged (bi wīggd'), *adj.* wearing a wig.
be-wil-der (bi wīl'dər), *v.t.* to confuse or puzzle com-
 pletely. —**be-wil'der-ment, n.**
be-witch (bi wīch'), *v.t.* **1.** to affect by witchcraft or
 magic. **2.** to charm; fascinate. —**be-witch'ing-ly, adv.**
 —**be-witch'ment, n.**
boy (bōi), *n., pl. boys.* (formerly) a title of respect for
 Turkish dignitaries.
be-yond (bē ond'), *prep.* **1.** on, at, or to the farther
 side of. **2.** more distant than. **3.** outside the limits or
 reach of. —*adv.* **4.** farther on or away.
bez-el (bez'əl), *n.* **1.** the diagonal face at the end of
 the blade of a chisel or the like. **2.** the part of a cut
 gem above the setting. **3.** a grooved rim holding a
 gem or watch crystal in its setting.
bf or **b.f.** boldface.
Bho-pal (bō pāl'), *n.* a city in central India. 672,000.
Bhu-tan (bū tən'), *n.* a kingdom in the Himalayas, NE
 of India. 1,400,000. —**Bhu-tan-ese** (būst'n ēz', -ēs'),
n., pl. -ese, adj.
Bi, *Chem. symbol.* bismuth.
bi-, a combining form meaning: twice (*biannual*); two
 (*bilateral*). —*Usage.* Most words referring to periods
 of time and prefixed by *bi-* can be ambiguous. Since *bi-*
 can be taken to mean either "twice each" or "every
 two," a word like *biweekly* can be understood as "twice
 each week" or "every two weeks." Confusion is often
 avoided by using the prefix *semi-* meaning "twice each"
 or by using the appropriate phrases: *twice a week;*
every two months.
bi-an-nu-al (bi an'yū əl), *adj.* occurring twice a year;
 semiannual. —**bi-an-nu-al-ly, adv.**
bi-as (bi'ās), *n., adv., v., bi-ased, bi-as-ing* or (*esp.*
Brit.) **bi-ased, bi-as-ing.** —*n.* **1.** a diagonal line run-
 ning across a woven fabric. **2.** a particular tendency or
 inclination; prejudice. —*adv.* **3.** in a diagonal manner.
 —*v.t.* **4.** to cause partially in; prejudice.
bi-ath-lon (bi ath'ton), *n.* a sports contest combining
 cross-country skiing with rifle shooting.
bib (bib), *n.* **1.** a shield of cloth, paper, etc., tied under
 the chin to protect the clothing during a meal. **2.** the
 upper front part of an apron, overalls, or the like.
Bib., 1. Bible. 2. biblical.
Bib-le (bi'bəl), *n.* **1.** the sacred writings of the Christian
 religion, comprising the Old and New Testaments. **2.**
 the sacred writings of the Jewish religion; Old Testa-
 ment. **3.** (*l.c.*) a reference work esteemed for its useful-
 ness and authority. [*< OF < ML < Gk biblion* book,
 papyrus roll, der. of *byblos* papyrus, after *Byblos*, Phe-
 nician port known for export of papyrus] —**Bib-li-cal,**
bib-li-cal (bib'li kəl), *adj.*
biblio-, a combining form meaning book (*bibliophile*).
bib-li-og-ra-phy (bib'li-og'rə fē), *n., pl. -phies.* a list
 of writings compiled upon some common principle, as

Oxford English Reference Dictionary

Second Edition, Revised

Edited by
Judy Pearsall and Bill Trumble

OXFORD
UNIVERSITY PRESS

IPB1-OMNI 00008665

App. 0439

OXFORD

UNIVERSITY PRESS

Great Clarendon Street, Oxford OX2 6DP

Oxford University Press is a department of the University of Oxford.
It furthers the University's objective of excellence in research, scholarship,
and education by publishing worldwide in
Oxford New York

Auckland Bangkok Buenos Aires Cape Town Chennai
Dar es Salaam Delhi Hong Kong Istanbul Karachi Kolkata
Kuala Lumpur Madrid Melbourne Mexico City Mumbai Nairobi
São Paulo Shanghai Taipei Tokyo Toronto

Oxford is a registered trade mark of Oxford University Press
in the UK and in certain other countries

Published in the United States
by Oxford University Press Inc., New York

© Oxford University Press 1995, 1996, 2002, 2003

First edition 1995

Second edition 1996

Reprinted with updates and corrections 2001

Revised second edition 2002

Reprinted with updates and corrections 2003

All rights reserved. No part of this publication may be reproduced,
stored in a retrieval system, or transmitted, in any form or by any means,
without the prior permission in writing of Oxford University Press,
or as expressly permitted by law, or under terms agreed with the appropriate
reprographics rights organization. Enquiries concerning reproduction
outside the scope of the above should be sent to the Rights Department,
Oxford University Press, at the address above

You must not circulate this book in any other binding or cover
and you must impose this same condition on any acquirer

British Library Cataloguing in Publication Data

Data available

Library of Congress Cataloging in Publication Data

Data available

ISBN 0-19-860652-4

10 9 8 7 6 5 4 3

Printed in Italy by

«La Tipografica Varese S.p.A.» Varese

-ade | adjunct

a

2 the body concerned in an action or process (*cavalcade*). **3** the product or result of a material or action (*arcade*; *lemonade*; *masquerade*). [from or after *F-ade* f. Prov., Sp., or Port. *-ada* or It. *-ata* f. L. *-ata* fem. sing. past part. of verbs in *-are*]

-ade² /eɪd/ suffix forming nouns (*decade*) (cf. *-AD*¹). [*F-ade* f. Gk *-as-ada*]

-ade³ /sɪd/ suffix forming nouns: **1** = *-ADE*¹ (*brocade*). **2** a person concerned (*renegade*). [Sp. or Port. *-ado*, masc. form of *-ada*; see *-ADE*¹]

Adelaide /ˈædəleɪd/ a city in Australia, the capital and chief port of the state of South Australia; pop. (1990) 1,049,870. Adelaide was named after the wife of William IV.

Adélie Land /æˈdeɪli/ (also **Adélie Coast**) a section of the Antarctic continent south of the 60th parallel, between Wilkes Land and King George V Land. It was discovered in 1840 by the French naval explorer J.-S.-C. Dumont d'Urville, who named it after his wife.

Aden /eɪd(ə)n/ a port in Yemen at the mouth of the Red Sea; pop. (1987) 417,370. Aden was formerly under British rule, first as part of British India (from 1839), then from 1935 as a Crown Colony. It was capital of the former South Yemen from 1967 until 1990.

Aden, Gulf of a part of the eastern Arabian Sea lying between the south coast of Yemen and the Horn of Africa.

Adenauer /ˈædɪnaʊə(r)/, Konrad (1876-1967), German statesman, first Chancellor of the Federal Republic of Germany 1949-63. He co-founded the Christian Democratic Union in 1945. As Chancellor, he is remembered for the political and economic transformation of his country. He secured the friendship of the US and was an advocate of strengthening political and economic ties with Western countries through NATO and the European Community.

adenine /ˈædɪniːn/ *n.* a purine found in all living tissue as a component base of DNA or RNA. [G *Adenin* formed as *ADENOIDS*: see *-INE*⁴]

adenoids /ˈædɪnɔɪd/ *n.pl. Med.* a mass of enlarged lymphatic tissue between the back of the nose and the throat, often hindering speaking and breathing in the young. □ **adenoidal** /ˈædɪnɔɪd(ə)/ *adj.* [Gk *adēn-ēnos* gland + *-oid*]

adenoma /ˌædɪˈnəʊmə/ *n. (pl. adenomas or adenomata /-mətə/)* *Med.* a glandlike benign tumour of epithelial tissue, which may in some cases become malignant. [f. Gk *adēn* gland]

adenosine /əˈdenəʊsiːn/ *n. Biochem.* a nucleoside of adenine and ribose present in all living tissue in combined form (see *ADP*, *AMP*). □ **adenosine triphosphate** (abbr. **ATP**) a nucleotide whose breakdown in living cells to the diphosphate provides energy for physiological processes. [*ADENINE* + *RIBOSE*]

adept /ˈædept, əˈdept/ *adj. & n.* ● *adj.* (foll. by *at*, *in*) thoroughly proficient. ● *n.* usu. /ˈædept/ a skilled performer; an expert. □ **adeptly** *adv.* **adeptness** *n.* [L *adepus* past part. of *adipisci* attain]

adequate /ˈædɪkwət/ *adj.* **1** sufficient, satisfactory. **2** (foll. by *to*) proportionate. **3** barely sufficient. □ **adequacy** *n.* **adequately** *adv.* [L *adaequatus* past part. of *adaequare* make equal (as *AD-*, *aequus* equal)]

à deux /æˈdʒuː/ *adv. & adj.* **1** for two. **2** between two. [F]

ad fin. /æd ˈfɪn/ *abbr.* at or near the end. [L *ad finem*]

adhere /ədˈhɪə(r)/ *vt. & vi.* **1** (usu. foll. by *to*) (of a substance) stick fast to a surface, another substance, etc. **2** (foll. by *to*) behave according to; follow in detail (*adhered to our plan*). **3** (foll. by *to*) give support or allegiance to. [F *adhérer* or L *adhaerere* (as *AD-*, *haerere* haes-stick)]

adherent /ədˈhɪərənt/ *n. & adj.* ● *n.* **1** a supporter of a party, person, etc. **2** a devotee of an activity. ● *adj.* **1** (foll. by *to*) faithfully observing a rule etc. **2** (often foll. by *to*) (of a substance) sticking fast. □ **adherence** *n.* [F *adhérent* (as *ADHERE*)]

adhesion /ədˈhɪʒ(ə)n/ *n.* **1** the act or process of adhering. **2** the capacity of a substance to stick fast. **3 Med.** abnormal union of surfaces due to inflammation or injury. **4** the maintenance of contact between the wheels of a vehicle and the road. **5** the giving of support or allegiance. ¶ More common in physical senses (e.g. *the glue has good adhesion*), with *adherence* used in abstract senses (e.g. *adherence to principles*). [F *adhésion* or L *adhaesio* (as *ADHERE*)]

adhesive /ədˈhɪːsɪv/ *adj. & n.* ● *adj.* sticky, enabling surfaces or substances to adhere to one another. ● *n.* an adhesive substance, esp. one used to stick other substances together. □ **adhesively** *adv.* **adhesiveness** *n.* [F *adhésif* *-ive* (as *ADHERE*)]

adhibit /ədˈhɪbɪt/ *vt.* (**adhibited**, **adhibiting**) **1** affix. **2** apply or administer (a remedy). □ **adhibition** /ˌædɪhɪˈbɪʃ(ə)n/ *n.* [L *adhibere* *adhibit-* (as *AD-*, *habere* have)]

ad hoc /əd ˈhɒk/ *adv. & adj.* for a particular (usu. exclusive) purpose (*an ad hoc appointment*). [L. = to this]

ad hominem /əd ˈhɒmɪˌnɛm/ *adv. & adj.* **1** relating to or associated with a particular person. **2** (of an argument) appealing to the emotions and not to reason. [L. = to the person]

adiabatic /ˌɪdɪəˈbætɪk/ *adj. & n. Physics* ● *adj.* **1** impassable to heat. **2** occurring without heat entering or leaving the system. ● *n.* a curve or formula for adiabatic phenomena. □ **adiabatically** *adv.* [Gk *adiabatos* impassable (as *A-*, *diabainō* pass)]

adiantum /ˌædɪˈæntəm/ *n.* **1** a fern of the genus *Adiantum*; maidenhair fern. **2** (in general use) a spleenwort. [L f. Gk *adianton* maidenhair (as *A-*, *diantos* wettable)]

adieu /əˈdjuː/ *int. & n.* ● *int.* goodbye. ● *n. (pl. adieus or adieux /əˈdjuːz/)* a goodbye. [ME f. OF f. *à* to + *Dieu* God]

Adi Granth /ˌɑːdɪ ˈɡrɑːnt/ the principal sacred scripture of Sikhism, also called the *Granth Sahib* or 'Revered Book'. The original compilation was made under the direction of Arjan Dev (1563-1606), the fifth Sikh guru; it contains hymns and religious poetry as well as the teachings of the first five gurus. Successive gurus added to the text: the tenth and last guru, Gobind Singh (1666-1708), declared that henceforward there would be no more gurus, the Adi Granth taking their place. [Hindi (= first book), f. Skr.]

ad infinitum /əd ˌɪnfɪˈnɪtəm/ *adv.* without limit; for ever. [L]

ad interim /əd ˈɪntərɪm/ *adv. & adj.* for the meantime. [L]

adios /ˌædɪˈɒs/ *int.* goodbye. [Sp. *adiós* f. *a* to + *Dios* God]

adipocere /ˌædɪpəˈsɪə(r)/ *n.* a greyish fatty or soapy substance generated in dead bodies subjected to moisture. [F *adipocire* f. L *adeps* *adipis* fat + *F* *cire* wax f. L *cera*]

adipose /ˈædɪˌpəʊz, -ˌpəʊs/ *adj.* of or characterized by fat; fatty. □ **adipose tissue** fatty connective tissue in animals. □ **adiposity** /ˌædɪˈpɒsɪti/ *n.* [mod.L *adiposus* f. *adeps* *adipis* fat]

Adirondack Mountains /ˌædɪˈrɒndæk/ (also **Adirondacks**) a range of mountains in New York State, source of the Hudson and Mohawk rivers.

Adis Abeba see *ADDIS ABABA*.

adit /ˈædɪt/ *n.* **1** a horizontal entrance or passage in a mine. **2** a means of approach. [L *aditus* (as *AD-*, *itus* f. *ire* it-go)]

Adivasi /əˈdɪvɑːsi/ *n. (pl. Adivasis)* a member of the aboriginal tribal peoples of India. [Hindi *adivāsi* original inhabitant]

Adj. *abbr.* (preceding a name) *Adjutant*.

adjacent /əˈdʒeɪs(ə)nt/ *adj.* (often foll. by *to*) lying near or adjoining. □ **adjacency** *n.* [ME f. L *adjacere* (as *AD-*, *jacere* lie)]

adjective /ˈædʒɪktɪv/ *n. & adj.* ● *n.* a word or phrase naming an attribute, added to or grammatically related to a noun to modify it or describe it. ● *adj.* additional; not standing by itself; dependent. □ **adjectival** /ˌædʒɪkˈtɪv(ə)l/ *adj.* **adjectivally** *adv.* [ME f. OF *adjectif* *-ive* ult. f. L *adjicere* *adject-* (as *AD-*, *jacere* throw)]

adjoin /əˈdʒɔɪn/ *vt.* **1** (often as **adjoining** *adj.*) be next to and joined with. **2** *archaic* = *ADD* 1. [ME f. OF *ajoindre*, *ajoin-* f. L *adjungere* *adjunct-* (as *AD-*, *jungere* join)]

adjourn /əˈdʒɔːn/ *v.* **1** *tr.* a put off; postpone. **b** break off (a meeting, discussion, etc.) with the intention of resuming later. **2** *intr.* of persons at a meeting: a break off proceedings and disperse. **b** (foll. by *to*) transfer the meeting to another place. [ME f. OF *ajornier* (as *AD-*, *jorn* day ult. f. L *diurnus* *DIURNAL*): cf. *JOURNAL*, *JOURNEY*]

adjournment /əˈdʒɔːnmənt/ *n.* adjourning or being adjourned. □ **adjournment debate** *Brit.* a debate in the House of Commons on the motion that the House be adjourned, used as an opportunity for raising various matters.

adjudge /əˈdʒʌdʒ/ *vt.* **1** adjudicate (a matter). **2** (often foll. by *that* + clause, or *to* + *infin.*) pronounce judicially. **3** (foll. by *to*) award judicially. **4** *archaic* condemn. □ **adjudgement** *n.* (also **adjudgment**). [ME f. OF *ajuger* f. L *adjudicare*: see *ADJUDICATE*]

adjudicate /əˈdʒuːdɪˌkeɪt/ *v.* **1** *intr.* act as judge in a competition, court, tribunal, etc. **2** *tr.* a decide judicially regarding (a claim etc.). **b** (foll. by *to* + complement) pronounce (was adjudicated to be bankrupt). □ **adjudicator** *n.* **adjudicative** /-kətɪv/ *adj.* **adjudication** /əˈdʒuːdɪˌkeɪʃ(ə)n/ *n.* [L *adjudicare* (as *AD-*, *judicare* f. *judex* *-icis* judge)]

adjunct /ˈædʒʌŋkt/ *n.* **1** (foll. by *to*, *of*) a subordinate or incidental thing. **2** an assistant; a subordinate person, esp. one with temporary appointment only. **3** *Gram.* a word or phrase used to amplify or modify the meaning of another word or words in a sentence. □ **adjunctive** /əˈdʒʌŋktɪv/ *adj.* [L *adjunctus*: see *ADJOIN*]



US005942774A

United States Patent [19]
Isogai et al.

[11] **Patent Number:** **5,942,774**
 [45] **Date of Patent:** **Aug. 24, 1999**

[54] **PHOTOELECTRIC CONVERSION ELEMENT AND PHOTOELECTRIC CONVERSION APPARATUS**
 [75] Inventors: **Tadao Isogai**, Yokohama; **Atsushi Kamashita**, Kawasaki; **Satoshi Suzuki**, Yokohama, all of Japan

| | | | |
|-----------|---------|---------------|---------|
| 5,309,013 | 5/1994 | Suzuki et al. | 257/446 |
| 5,404,039 | 4/1995 | Watanabe | 257/230 |
| 5,471,515 | 11/1995 | Fossum et al. | 377/60 |
| 5,563,429 | 10/1996 | Isogai | 257/258 |
| 5,604,364 | 2/1997 | Ohmi et al. | 257/291 |
| 5,625,210 | 4/1997 | Lee et al. | 257/292 |

[73] Assignee: **Nikon Corporation**, Tokyo, Japan

FOREIGN PATENT DOCUMENTS
 5-235317 9/1993 Japan .
 5-275670 10/1993 Japan .

[21] Appl. No.: **08/606,995**

Primary Examiner—John Guay
Attorney, Agent, or Firm—Foley & Lardner

[22] Filed: **Feb. 26, 1996**

[57] **ABSTRACT**

[30] **Foreign Application Priority Data**

| | | | |
|---------------|------|-------|----------|
| Feb. 24, 1995 | [JP] | Japan | 7-060034 |
| Feb. 21, 1996 | [JP] | Japan | 8-033833 |

[51] **Int. Cl.⁶** **H01L 27/146**
 [52] **U.S. Cl.** **257/292; 257/257; 257/258; 257/435; 257/445; 257/446; 257/448**
 [58] **Field of Search** **257/292, 256, 257/257, 258, 272, 435, 443, 446, 445, 448, 461; 358/482**


A photoelectric conversion element includes a photoelectric conversion portion for generating and storing a charge according to incident light, an amplifying portion having a control region for generating a signal output according to the charge received in the control region from the photoelectric conversion portion, a transfer control portion for transferring the charge generated and stored in the photoelectric conversion portion to the control region of the amplifying portion, a reset-purpose charge draining region for draining the charge transferred to the control region of the amplifying portion, and a reset-purpose control region for controlling the reset-purpose charge draining region. A reset operation can be performed without operating the amplifying portion. Also, a photoelectric conversion apparatus having high sensitivity and low dissipation power can be obtained.

[56] **References Cited**

U.S. PATENT DOCUMENTS

| | | | |
|-----------|---------|------------------|------------|
| 4,942,474 | 7/1990 | Akimoto et al. | 358/213.11 |
| 4,949,152 | 8/1990 | Asano et al. | 257/294 |
| 5,043,783 | 8/1991 | Matsumoto et al. | 357/30 |
| 5,172,249 | 12/1992 | Hashimoto | 358/482 |

9 Claims, 14 Drawing Sheets



U.S. Patent

Aug. 24, 1999

Sheet 1 of 14

5,942,774

Fig. 1A




Fig. 1B





Fig. 1C



U.S. Patent

Aug. 24, 1999

Sheet 2 of 14

5,942,774

Fig. 2A




Fig. 2B





Fig. 2C



U.S. Patent

Aug. 24, 1999

Sheet 3 of 14

5,942,774

Fig. 3A




Fig. 3B





Fig. 3C



U.S. Patent

Aug. 24, 1999

Sheet 4 of 14

5,942,774

Fig. 4




Fig. 5





Fig. 6



U.S. Patent

Aug. 24, 1999

Sheet 7 of 14

5,942,774

Fig. 7A




Fig. 7B





Fig. 7C



U.S. Patent

Aug. 24, 1999

Sheet 8 of 14

5,942,774

Fig. 8




Fig. 9




Fig. 10A




Fig. 10B





Fig. 10C



U.S. Patent

Aug. 24, 1999

Sheet 11 of 14

5,942,774

Fig. 11




Fig. 12




Fig. 13A




Fig. 13B





Fig. 13C



U.S. Patent

Aug. 24, 1999

Sheet 14 of 14

5,942,774

Fig. 14A




Fig. 14B





Fig. 14C



5,942,774

1

**PHOTOELECTRIC CONVERSION ELEMENT
AND PHOTOELECTRIC CONVERSION
APPARATUS**

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to photoelectric conversion elements and photoelectric conversion apparatus, and more particularly to photoelectric conversion elements that can perform a reset operation without operating an amplifying portion, and photoelectric conversion apparatus that can perform a high-speed reset operation.

2. Related Background Art

The conventional photoelectric conversion elements of an amplification type utilizing transistors, proposed in order to enhance the sensitivity of photoelectric conversion apparatus (including solid state image sensing devices etc.), include MOS type (normally, depletion MOS type) devices, bipolar type devices, and junction field effect transistor (JFET) type devices. In these photoelectric conversion elements, when light impinges on a MOS diode (of the MOS type) or on a pn junction diode (of the bipolar type or the JFET type), which is a part of constituent elements forming a photoelectric conversion element, the incident light is photoelectrically converted into a charge according thereto, the charge is stored, a signal according to the stored charge is amplified (in current amplification or in charge amplification), and then the amplified signal is output.

Among the above photoelectric conversion elements some photoelectric conversion elements are arranged to perform all operations including the photoelectric conversion operation, amplification operation, and initialization operation with a single transistor (which means that a photoelectric conversion element is composed of a single transistor). The photoelectric conversion elements of this type have two significant problems. Here, the initialization operation means an operation for setting the potential of a control region of the transistor to a certain reference value or an operation to completely deplete the control region. The control region of the transistor is a region for controlling the current, for example, which is a gate diffusion region in the JFET or a base diffusion region in the bipolar transistor.

The first problem is an increase of noise in the photoelectric conversion portion. For example, in the case of the MOS type device, photoelectric conversion is normally provided by a MOS diode with a gate electrode of polysilicon. In this case, since the silicon surface side is depleted at that point, it is directly affected by a great dark current appearing on the surface, resulting in increasing the noise. It also had the problem of a low utilization factor (quantum efficiency) of light because polysilicon has low transmittance of light.

The bipolar type and JFET type devices effecting photoelectric conversion by the pn junction diode are also affected by the dark current. This is because an ideal diode structure such as a buried photodiode suitably employed in a CCD image pickup element or the like cannot be realized because of the restriction that a part of the constituent elements of the transistor is utilized (which means that, in the case of the bipolar type and JFET type devices, a depletion layer occurring from the pn junction portion reaches the surface). Therefore, the noise becomes great because of the dark current.

Normally, these pn junction diodes perform such reset operation as to recombine the charge generated and stored,

2

by transient and considerably deep forward bias drive by capacitive coupling. However, this reset method will cause the problem of occurrence of reset noise and after-image (lag).

5 A further problem is that when the charge generated and stored was reset and when blooming (bleeding) suppressing operation was carried out, the transistor also operated (or became "on"), and a large current flowed in the transistor itself constituting the photoelectric conversion element, which greatly changed the bias point (operating point) of the transistor transiently to change the amplification factor. For example, when a photoelectric conversion apparatus is composed of a lot of such photoelectric conversion elements arrayed, there occur variations in outputs from the photoelectric conversion elements, causing problems of the lowering the performance of apparatus (for example, S/N ratios) and increasing dissipation power because of the many arrayed elements.

10 The second problem is that the sensitivity is limited. To begin with, the above various (MOS type, bipolar type, and JFET type) transistors (photoelectric conversion elements) utilize a potential change caused when the charge generated by photoelectric conversion is stored in the control region in a floating state, in order to effect current amplification or charge amplification. Namely, they obtain an amplified output by utilizing a change of the surface potential of silicon under the gate electrode, in the case of the depletion MOS type transistor, or a potential change of the base region in the case of the bipolar device or of the gate region, in the case of the JFET type device.

15 Accordingly, in order to achieve high sensitivity, it is necessary to increase an amount of this potential change (stored charge amount/capacitance). For that purpose, the capacitance of the control region is preferably as small as possible. However, the area of the photoelectric conversion portion (a light-receiving aperture ratio) needs to be increased in order to raise the utilization factor of incident light and thereby increase the charge amount. However, in the case of the photoelectric conversion element where only one transistor performs the all operations (including the photoelectric conversion operation, the amplification operation, and the initialization operation), the control region is nothing but the photoelectric conversion portion, and, therefore, the capacitance becomes greater with an increase of the aperture ratio. As a result, the sensitivity is limited.

20 Also proposed on the other hand are photoelectric conversion elements arranged in such a manner that the photoelectric conversion portion is separated from an amplifying transistor, the charge generated and stored in the photoelectric conversion portion is transferred through a transfer gate of a transfer control portion to the control region of the transistor, and an output is obtained by current amplification or charge amplification. For example, Japanese Patent Laid-open Nos. 5-235317 (corresponding to U.S. patent application Ser. No. 08/261,135) and 5-275670 disclose photoelectric conversion elements in which the amplifying portion of the depletion type MOS transistor or the JFET is combined with the photodiode and the transfer control portion (transfer gate).

25 In the photoelectric conversion elements arranged by separating the photoelectric conversion portion from the amplifying transistor and providing the transfer gate, as described above, if a buried photodiode is used for the photoelectric conversion portion, the photoelectric conversion elements can be achieved with high quantum efficiency and without occurrence of lag, dark current, or reset noise.

5,942,774

3

When a buried photodiode in a vertical overflow structure is used for the photoelectric conversion portion, the blooming suppressing operation by the amplifying transistor becomes unnecessary, because the photodiode has a blooming suppressing function. For example, when a photoelectric conversion apparatus is composed of such photoelectric conversion elements, the apparatus is free of the problem of increase of dissipation power and the problem that variations appear in outputs from the photoelectric conversion elements due to changes of bias points (operating points).

Further, because the photoelectric conversion portion is separated from the amplifying transistor, the structure and size of the transistor can be optimized by taking only the amplifying function into consideration. Therefore, high sensitivity can be secured by decreasing the capacitance of the control region.

In addition, the new problems including the dark current, lag, and reset noise, caused by the transistor itself, can effectively be removed by the configuration and drive method of the photoelectric conversion apparatus with these photoelectric conversion elements arranged in a matrix.

Thus, the photoelectric conversion element with the separate photoelectric conversion portion and amplifying transistor and with the transfer gate is considerably lowered in noise and enhanced in sensitivity, as compared with the photoelectric conversion element arranged to perform all operations (including the photoelectric conversion operation, the amplification operation, and the initialization operation) by a transistor.

However, the above conventional photoelectric conversion element (which is the photoelectric conversion element provided with the separate photoelectric conversion portion and amplifying transistor and the transfer gate) had the problem that there is no improvement in the reset operation compared to the other conventional photoelectric conversion element arranged to perform the all operations by a single transistor.

Namely, the conventional photoelectric conversion element (the photoelectric conversion element with the separate photoelectric conversion portion and amplifying transistor and the transfer gate) also had the problem that when the reset operation was started in order to initialize the control region of the transistor, the amplifying transistor itself also operated (or became "on") at the same time therewith.

As a result, a large current flows in the amplifying transistor, which greatly changes the bias point (operating point) of the amplifying transistor transiently, thereby changing the amplification factor. For example, when a photoelectric conversion apparatus was composed of a lot of photoelectric conversion elements of this type arrayed, there were problems that variations appeared in outputs from the photoelectric conversion elements, that the performance of the apparatus (for example, S/N ratios) was degraded, and that the dissipation power increased because of the array of many elements.

SUMMARY OF THE INVENTION

The present invention has been developed in view of the above circumstances, and an object thereof is to obtain a photoelectric conversion element capable of performing the reset operation without operating the amplifying portion.

Another object of the present invention is to obtain a photoelectric conversion element that can suppress occurrence of fixed pattern noise.

Still another object of the present invention is to obtain a photoelectric conversion element that can improve the aperture ratio and the degree of integration.

4

Still another object of the present invention is to obtain a photoelectric conversion element that can suppress the phenomenon of blur such as blooming due to obliquely incident light.

Still another object of the present invention is to obtain a photoelectric conversion element that can attain ideal characteristics such as suppressing the dark current, lag, and reset noise.

Still another object of the present invention is to obtain a photoelectric conversion element that can enhance the sensitivity.

A further object of the present invention is to obtain a photoelectric conversion apparatus that can suppress the degradation of performance (for example, S/N ratios) of the apparatus and the increase of dissipation power, as accomplished under the above circumstances.

Still another object of the present invention is to obtain a photoelectric conversion apparatus that can perform a high-speed reset operation.

Still another object of the present invention is to obtain a photoelectric conversion apparatus that can attain signal outputs according to only photogenerated charge components.

One aspect of the present invention is a photoelectric conversion element comprising: a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein; an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion; a transfer control portion for transferring the charge generated and stored in the photoelectric conversion portion to the control region of the amplifying portion; reset-purpose charge draining means for draining the charge transferred to the control region of the amplifying portion; and reset-purpose control means for controlling the reset-purpose charge draining means.

Here, the photoelectric conversion portion generates the charge according to the incident light and stores it. The amplifying portion generates the signal output according to the charge received by the control region. The transfer control portion transfers the charge generated and stored in the above photoelectric conversion portion to the control region of the above amplifying portion. The reset-purpose charge draining means drains the charge transferred to the control region of the above amplifying portion. The reset-purpose control means controls the above reset-purpose charge draining means.

Namely, in the case of the conventional photoelectric conversion elements, when the reset operation is carried out in order to initialize the control region of the amplifying portion (or to eliminate the charge (signal charge) remaining in the control region), the amplifying portion itself is operated (or turned on) and thus, for example, a large current flows in the amplifying portion itself, which causes the problem that the amplification factor changes because of large transient fluctuations of the bias point (operating point) of the amplifying portion.

Since in the present invention the reset-purpose charge draining means and the reset-purpose control means for initializing the control region of the amplifying portion are formed separately and independently, the amplifying portion does not operate upon the reset operation. This can solve the problem that the large current flows in the amplifying portion itself by the reset operation and it causes the amplification factor to change because of transient great fluctuations of the bias point (operating point) of the amplifying portion as in the conventional photoelectric conversion elements.

5,942,774

5

Generally, the above amplifying portion often comprises control means for controlling the control region of the amplifying portion by capacitive coupling. However, without provision of this control means, wiring to the control means is not necessary, fabrication is easy, the capacitance of the control region of the amplifying portion can be smaller by that degree of no provision of control means, and the sensitivity can be enhanced.

Another aspect of the present invention is the photoelectric conversion element further comprising the control means for controlling the control region of the amplifying portion by capacitive coupling.

Namely, the amplifying portion of the photoelectric conversion element often has the control means for controlling the control region of the amplifying portion by capacitive coupling. Also in the case of the photoelectric conversion element provided with the control means, the amplifying portion does not operate upon the reset operation by forming the reset-purpose charge draining means and reset-purpose control means for initializing the control region of the amplifying portion separately and independently from the amplifying portion. Thus, this arrangement can solve the problem that the large current flows in the amplifying portion itself by the reset operation and this causes the amplification factor to change because of large transient fluctuations of the bias point (operating point) of the amplifying portion.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a field effect transistor (FET).

Namely, the above amplifying portion preferably can suppress generation of fixed pattern noise based on signal (charge) destruction. For that purpose, the amplifying portion is preferably constructed of a field effect transistor (FET) for amplifying the charge (signal charge) generated and stored in the photoelectric conversion portion on a non-destructive basis.

Still another aspect of the present invention is the photoelectric conversion element wherein an element isolation region of a predetermined conductivity type is formed between mutual regions of the photoelectric conversion portion, the amplifying portion, the transfer control portion, the reset-purpose charge draining means, and the reset-purpose control means.

The clearances of the mutual regions between the above photoelectric conversion portion, amplifying portion, transfer control portion, reset-purpose charge draining region, and reset-purpose control means are generally desired to be formed as small as possible in view of the aperture ratio and the degree of integration. However, it is difficult to make the clearances of the mutual regions small, because of the influence of so-called side diffusion of dopant (impurity) in the fabrication process of the photoelectric conversion element.

Accordingly, the aperture ratio and the degree of integration can be improved by forming the element isolation region of the predetermined conductivity type between the mutual regions of the photoelectric conversion portion, amplifying portion, transfer control portion, reset-purpose charge draining means, and reset-purpose control means whereby the above clearances of the mutual regions can be formed as small as possible.

Still another aspect of the present invention is the photoelectric conversion element wherein a metal interconnection connected to the reset-purpose charge draining means is formed of a light-shielding film for shielding incident light

6

to the amplifying portion, the transfer control portion, the reset-purpose charge draining means, and the reset-purpose control means.

Namely, the metal interconnection also serves as a light-shielding film. It thus becomes unnecessary to form an extra light-shielding film for shielding the incident light, and it becomes possible to decrease the thickness of the entire photoelectric conversion element. Also, it becomes possible to improve the degree of integration, and to set the metal wiring and light-shielding film in the vicinity of the photoelectric conversion portion, thereby suppressing the phenomenon of bleeding such as blooming due to obliquely incident light.

Still another aspect of the present invention is the photoelectric conversion element wherein the photoelectric conversion portion is comprised of a pn junction photodiode of a vertical overflow structure.

Namely, also in the photoelectric conversion element in which the reset-purpose charge draining means and reset-purpose control means are provided separately and independently of the amplifying portion, the photoelectric conversion portion can be formed of the pn junction photodiode of the vertical overflow structure. Then the phenomenon of bleeding such as blooming and smear can be suppressed by constructing the photoelectric conversion portion of the pn junction photodiode of the vertical overflow structure.

Still another aspect of the present invention is the photoelectric conversion element wherein the photoelectric conversion portion is comprised of a buried photodiode of the vertical overflow structure.

Namely, also in the photoelectric conversion element provided with the reset-purpose charge draining means and reset-purpose control means separate and independent of the amplifying portion, the photoelectric conversion portion can be comprised of the buried photodiode of the vertical overflow structure. The ideal characteristics to suppress the bleeding phenomenon such as blooming and smear and to suppress the dark current, lag, and reset noise can be attained by forming the photoelectric conversion portion of the buried photodiode of the vertical overflow structure.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a junction field effect transistor (JFET) and wherein a channel forming portion of the junction field effect transistor is formed of a first conductivity type gate region, a second conductivity type channel region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate.

Namely, the amplifying portion of the photoelectric conversion element may also be formed of the junction field effect transistor (JFET) and the channel forming portion of this junction field effect transistor (JFET) may be constructed of the first conductivity type gate region, the second conductivity type channel region, and the first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate. Accordingly, in amplifying the charge (signal charge), the charge (signal charge) is amplified through the first conductivity type gate region and the second conductivity type channel region.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a junction field effect transistor (JFET) and wherein a channel forming portion of the junction field effect transistor (JFET) is formed of a first conductivity type

5,942,774

7

shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate.

Namely, the amplifying portion of the photoelectric conversion element may be constructed of a junction field effect transistor (JFET), and the channel forming portion of this junction field effect transistor (JFET) is formed of the first conductivity type shallow gate region, the second conductivity type shallow channel region, the first conductivity type gate region, the second conductivity type well region, and the first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate.

Describing in more detail, the channel forming portion is shallowed (in shallow junction arrangement) by the first conductivity type shallow gate region and the second conductivity type shallow channel region so as to reduce the size of the entire junction field effect transistor. Also, the first conductivity type gate region and the first conductivity type semiconductor substrate are electrically separated by interposition of the second conductivity type well region between the first conductivity type gate region and the first conductivity type semiconductor substrate.

The shallowing improves transconductance, and the reduction of size increases the degree of integration and the aperture ratio and makes it possible to raise the sensitivity. The electric isolation between the gate (control region) and the semiconductor substrate of the junction field effect transistor (JFET) can make it possible to suppress the influence of substrate voltage (substrate bias effect) and to raise the amplification factor upon current amplification operation and the charge amplification factor upon source-follower operation.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a junction field effect transistor (JFET), wherein a channel forming portion of the junction field effect transistor (JFET) is formed of a first conductivity type shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate, and wherein the first conductivity type shallow gate region and the first conductivity type gate region are electrically connected with each other in a portion other than the channel forming portion.

Namely, the amplifying portion of the photoelectric conversion element may be formed of the junction field effect transistor (JFET), wherein the channel forming portion of the junction field effect transistor (JFET) is constructed of the first conductivity type shallow gate region, the second conductivity type shallow channel region, the first conductivity type gate region, the second conductivity type well region, and the first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate. The first conductivity type shallow gate region and the first conductivity type gate region are electrically connected with each other in the portion other than the channel forming portion.

Accordingly, the shallowing improves the transconductance, and the reduction of size can increase the degree of integration and the aperture ratio and enhance the

8

sensitivity by that degree. The arrangement in which the first conductivity type shallow gate region and first conductivity type gate region are made electrically connected and in which the gate (control region) of the junction field effect transistor (JFET) and the semiconductor substrate are electrically separated can make it possible to greatly suppress the influence of substrate voltage (substrate bias effect) and to increase the amplification factor during the current amplification operation or the charge amplification factor during the source-follower operation.

Still another aspect of the present invention is the photoelectric conversion element wherein the photoelectric conversion portion is a buried photodiode of a vertical overflow structure, wherein the amplifying portion is comprised of a junction field effect transistor and a channel forming portion of the junction field effect transistor is formed of a first conductivity type shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate, wherein the first conductivity type shallow gate region and the first conductivity type gate region are electrically connected with each other in a portion other than the channel forming portion, and wherein an impurity concentration of the first conductivity type gate region is different from an impurity concentration of a charge storing portion of the buried photodiode. This enables operation of the buried photodiode and the junction field effect transistor under suitable conditions.

Still another aspect of the present invention is the photoelectric conversion element wherein the impurity concentration of the first conductivity type gate region is in the range of $6 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$ and the impurity concentration of the charge storing portion of the buried photodiode is in the range of $5 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$. This enables operation of the buried photodiode and the junction field effect transistor under most suitable conditions.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a MOS field effect transistor and this field effect transistor is of a depletion type.

This enables suppression of fixed pattern noise based on signal (charge) destruction. Since neither reset noise nor lag occurs upon the reset operation of the control region of the MOS field effect transistor, this arrangement is suitable for forming a photoelectric conversion element enabling electronic shutter operation with simultaneity in a frame.

Still another aspect of the present invention is the photoelectric conversion element wherein the amplifying portion is comprised of a bipolar transistor, the bipolar transistor having a collector of a high-concentration region of a predetermined conductivity type formed in a silicon surface layer portion surrounding the photoelectric conversion element, without forming a buried collector or a collector using a high-concentration substrate of a predetermined conductivity type.

This enables construction of a combination of the bipolar transistor with the photodiode of the vertical overflow structure, which can suppress pseudo signals such as blooming or smear.

Still another aspect of the present invention is a photoelectric conversion apparatus comprising: a plurality of photoelectric conversion elements arranged in a two-dimensional matrix, each photoelectric conversion element

5,942,774

9

comprising a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein, an amplifying portion having a control region for generating a signal output according to the charge received in the control region from the photoelectric conversion portion, a transfer control portion for transferring the charge generated and stored in the photoelectric conversion portion to the control region of the amplifying portion, reset-purpose charge draining means for draining the charge transferred to the control region of the amplifying portion, and reset-purpose control means for controlling the reset-purpose charge draining means.

Still another aspect of the present invention is the photoelectric conversion apparatus wherein the reset-purpose charge draining means of the respective photoelectric conversion elements arrayed at least in one scanning direction are arranged in parallel to each other.

By the arrangement in which the reset-purpose charge draining means of the respective photoelectric conversion elements arrayed in the horizontal scanning direction are arranged in parallel with each other, the amplifying portion always corresponds to the reset portion in each unit pixel of the photoelectric conversion element, whereby the control region of the amplifying portion can be initialized within a very short time to the potential of the reset portion. Namely, this arrangement makes high-speed reset operation possible.

Still another aspect of the present invention is the photoelectric conversion apparatus further comprising: a vertical scanning circuit; and a pulse drive source; wherein the transfer-purpose control means of the transfer control portion and the reset-purpose charge draining means in the photoelectric conversion elements are connected commonly along the horizontal scanning direction, thereby connecting to the vertical scanning circuit for pulse driving. The reset-purpose control means in all the photoelectric conversion elements are connected commonly to the pulse drive source.

In the photoelectric conversion apparatus constructed in the above arrangement, the voltage of the high level is first applied to the reset-purpose charge draining means in a certain specific horizontal line (selected row) by the vertical scanning circuit, and the voltage of the low level is applied to the reset-purpose charge draining means in the other horizontal lines (non-selected rows). Then the drive pulse from the pulse drive source is applied to the all reset-purpose control means.

As a result, the control regions of the amplifying portions in the photoelectric conversion elements in the selected row are initialized to the voltage of the high level, and the control regions of the amplifying portions in the photoelectric conversion elements in the non-selected rows to the voltage of the low level.

Employing the arrangement in which the initializing operation of the control regions of the amplifying portions is performed by the reset-purpose charge draining means and reset-purpose control means, the apparatus can obviate a need to perform the reset operation for recombining the charge (signal charge) by driving the control regions of the amplifying portions by a forward bias as in the conventional photoelectric conversion apparatus.

Thus, the invention can solve the problems that a large current flows in the amplifying portions and that in the case of the photoelectric conversion apparatus being constructed with a lot of photoelectric conversion elements arrayed, amplification factors vary because of large transient fluctuations of bias points (operating points) of the amplifying portions to cause variations of outputs from the respective

10

photoelectric conversion elements, thereby degrading the performance of apparatus (for example, S/N ratios) and increasing the dissipation power.

After the control regions of the amplifying portions are initialized, the drive pulse sent from the vertical scanning circuit is applied to the transfer-purpose control means given in the above photoelectric conversion elements. As a result, the charges (signal charges) generated and stored in the photoelectric conversion portions in the above photoelectric conversion elements are transferred from the above photoelectric conversion portions to the control regions of the above amplifying portions, and the amplifying portions execute the amplifying operation of the charges (signal charges).

Still another aspect of the present invention is the photoelectric conversion apparatus further comprising: a vertical scanning circuit; a pulse drive source; and a power supply; wherein the transfer-purpose controlling means of the transfer control portions and the control means for controlling the control regions of the amplifying portions by capacitive coupling in the photoelectric conversion elements are connected commonly along the horizontal scanning direction, thereby connecting to the vertical scanning circuit for pulse driving, the reset-purpose control means and the reset-purpose charge draining means in all the photoelectric conversion elements are connected commonly, thereby the reset-purpose controlling means are connected to the pulse drive source and the reset-purpose charge draining means are connected to the power source.

Namely, the above arrangement is attained when the features of the present invention are applied to the most popular arrangement of a conventional photoelectric conversion apparatus. The feature of the present invention is to form the reset-purpose charge draining means and reset-purpose control means independently in order to initialize the control regions of the amplifying portions without operating the amplifying portions. Further, another feature of the present invention is to arrange the reset-purpose charge draining means of the respective photoelectric conversion elements in parallel with each other along the horizontal scanning direction in order to achieve high-speed reset operation. Then the above arrangement enables fabrication of the photoelectric conversion apparatus with little changing the arrangement of the conventional photoelectric conversion apparatus. The fabrication becomes easy accordingly.

In the photoelectric conversion apparatus constructed in the above arrangement, the voltage is fixedly supplied from the power supply to the reset-purpose charge draining means, and the reset-purpose charge draining means supplies the voltage thus supplied to the control regions of the amplifying portions. The reset-purpose control means operates (turns on or off) according to the drive pulse sent from the pulse drive source. Here, the operation (on or off) of the above reset-purpose control means controls the voltage supplied from the reset-purpose charge draining means to the control regions of the amplifying portions.

Namely, the voltage is supplied from the reset-purpose charge draining means to the control regions of the amplifying portions in accordance with the operation (on or off) of the reset-purpose control means. Then the potential of the control regions of the amplifying portions changes to the same potential as that of the reset-purpose charge draining means, thus initializing the control regions of the amplifying portions.

Since the amplifying portions do not operate (turn on) upon the initialization operation of the amplifying portions,

5,942,774

11

the invention can solve the problems that a large current flows in the amplifying portions, which causes large transient fluctuations of the bias points (operating points) of the amplifying portions, thereby changing the amplification factors and causing variations of outputs from the respective photoelectric conversion elements, that the performance (for example, S/N ratios) of the apparatus is degraded, and that the dissipation power increases because of the arrangement of many photoelectric conversion elements. Further, the present invention enables selecting or non-selecting operations of rows by using the control means for controlling the control regions of the amplifying portions by capacitive coupling.

Still another aspect of the present invention is the photoelectric conversion apparatus further comprising: a vertical scanning circuit; a pulse drive source; and a power supply; wherein the control means for controlling the control region of the amplifying portion by capacitive coupling and reset-purpose control means in the photoelectric conversion elements are connected commonly along the horizontal reading direction, thereby connecting to the vertical scanning circuit for pulse driving, the transfer-purpose controlling means of the transfer control portions and reset-purpose charge draining means in all the photoelectric conversion elements are connected commonly, thereby the transfer-purpose controlling means are connected to the pulse drive source and the reset-purpose charge draining means are connected to the power source.

When the drive pulse sent from the pulse drive source is applied to the transfer-purpose control means of the above transfer portions, the charges (signal charges) generated and stored in the photoelectric conversion portions in all the pixels are simultaneously transferred to the control regions of the amplifying portions. When the drive pulse sent from the vertical scanning circuit is applied to the control means for controlling the control regions of the above amplifying portions by capacitive coupling, the amplifying portions execute the amplification operation, and then the amplifying portions output signals amplified.

The reset-purpose control means operates (turns on or off) in accordance with the drive pulse sent from the vertical scanning circuit, and the voltage from the power supply connected to the reset-purpose charge draining means is supplied to the control regions of the above amplifying portions in accordance with this operation to turn the control regions of the amplifying portions into the same potential as that of the reset-purpose charge draining means, thus initializing the control regions of the amplifying portions.

This enables resetting of the control regions of the amplifying portions without operating (turning on) the amplifying portions, which enables suppression of the degradation of performance (for example, S/N ratios) of the apparatus and the increase of the dissipation power due to the arrangement of many photoelectric conversion elements. It is noted that the present invention enables an electronic shutter operation which is operated simultaneously in a frame.

Still another aspect of the present invention is the photoelectric conversion apparatus further comprising: a vertical scanning circuit for commonly driving the photoelectric conversion elements along the horizontal scanning direction; first memory means for storing signal outputs for one horizontal line immediately after the control regions of the amplifying portions are initialized according to vertical scanning; and second memory means for storing signal outputs for one horizontal line immediately after the charges are transferred to the control regions of the amplifying portions according to vertical scanning.

12

Namely, noise components are mixed in signal outputs immediately after the control regions of the amplifying portions are initialized, and charge components and noise components are mixed in signal outputs immediately after the charges (signal charges) generated and stored by the photoelectric conversion portions are transferred to the control regions of the amplifying portions.

Accordingly, a signal output immediately after the control region of each amplifying portion is initialized is separated from a signal output immediately after a charge (signal charge) generated and stored in each photoelectric conversion portion is transferred to the control region of the amplifying portion and a difference is taken between the two signal outputs, thereby obtaining a signal output according to only the photogenerated charge component.

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not to be considered as limiting the present invention.

Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A to 1C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 1 of the present invention;

FIGS. 2A to 2C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 2 of the present invention;

FIGS. 3A to 3C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 3 of the present invention;

FIG. 4 is a schematic sectional view to show the essential portion of the photoelectric conversion element according to Embodiment 4 of the present invention;

FIG. 5 is a circuit diagram to show a schematic layout of the photoelectric conversion apparatus according to Embodiment 5 of the present invention;

FIG. 6 is a pulse timing chart for explaining the operation of the circuit diagram shown in FIG. 5;

FIGS. 7A to 7C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 6 of the present invention;

FIG. 8 is a circuit diagram to show a schematic layout of the photoelectric conversion apparatus according to Embodiment 7 of the present invention;

FIG. 9 is a pulse timing chart for explaining the operation of the circuit diagram shown in FIG. 8;

FIGS. 10A to 10C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 8 of the present invention;

FIG. 11 is a circuit diagram to show a schematic layout of the photoelectric conversion apparatus according to Embodiment 9 of the present invention;

FIG. 12 is a pulse timing chart for explaining the operation of the circuit diagram shown in FIG. 11;

5,942,774

13

FIGS. 13A to 13C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 10 of the present invention; and

FIGS. 14A to 14C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 11 of the present invention.

DESCRIPTION OF THE PREFERRED
EMBODIMENTS

The embodiments of the present invention will be explained with reference to the drawings. In the drawings, same reference numerals denote same or equivalent portions, and redundant description will be omitted.

Embodiment 1

FIGS. 1A to 1C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 1 of the present invention, wherein FIG. 1 is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 1B a cross section along X1-X2 line in FIG. 1A, and FIG. 1C a cross section along Y1-Y2 line in FIG. 1A. In FIG. 1A and the following FIGS. 2A, 3A, 7A, 10A, 13A, 14A, depiction of an aluminum film 20 is omitted.

In these drawings, the photoelectric conversion element according to Embodiment 1 is mainly composed of a photodiode (photoelectric conversion portion, PD) 1 for generating and storing a charge according to incident light, a junction field effect transistor ((amplifying portion): hereinafter referred to as JFET) 2 for outputting a signal according to the charge received by the control region, a transfer gate (transfer-purpose control means of the transfer control portion, TG) 3 for transferring the charge generated and stored by the photodiode 1 to the control region of JFET 2, a reset drain (reset-purpose charge draining means, RD) 4 for draining the charge transferred to the control region of JFET 2, and a reset gate (reset-purpose control means, RG) 5 for controlling the reset drain 4. In addition, there are transfer gate line 3a, reset gate line 5a, and source line 16a formed as illustrated.

In more detail, an n-type silicon layer 11 to become a channel region is formed by epitaxial growth on a p-type silicon substrate 10, and, for example, boron (B⁺) or phosphorus (P⁺) is introduced into the n-type silicon layer 11 by an ion implantation or thermal diffusion process or the like to form a p-type photodiode region 12, a p-type gate region 13, the reset drain 4, etc. Further, the transfer gate 3 and reset gate 5 are formed through an insulating layer (not shown) by a lithography technique or the like, thus forming the photodiode 1 and JFET 2.

An n-well region 14 of the photodiode 1 is formed in order to control the overflow potential of carriers generated in the pn junction to a predetermined value.

The transfer gate 3, the p-type photodiode region 12 of photodiode 1, and the p-type gate region 13 of JFET 2 compose a p-channel MOS transistor (MOSFET; see FIGS. 1A and 1C). Further, the reset gate 5, a p-region 15 of reset drain 4 and the p-type gate region 13 of JFET 2 also compose a p-channel MOSFET (see FIGS. 1A and 1B).

The photodiode 1 includes, in order from the surface of the silicon layer to the p-type silicon substrate 10, the p-type photodiode region 12, the n-type silicon layer 11 (including the n-well region 14), and the p-type silicon substrate 10, thus forming a so-called npn-type vertical overflow structure. This structure can suppress the phenomenon of blur

14

such as blooming and smear due to carriers (holes in this Embodiment 1) generated accordingly.

JFET 2 is composed of an n⁺-type source region 16, an n⁺-type drain region 17, a p-type gate region 13, and an n-type channel region 18 (n-channel). These are arranged to form a npn-type structure of the p-type gate region 13, the n-type channel region 18, and the p-type silicon substrate 10 in order from the surface of the silicon layer to the p-type silicon substrate 10. Consequently, the p-region (the p-type silicon substrate 10 in this Embodiment 1) below the n-type channel region 18, originally having a function of back gate, is connected to a constant power supply. The thickness (height) from the surface of the silicon layer to the surface of the p-type silicon substrate 10 is about 6 μm.

Applying a pulse voltage to the reset gate 5, the reset gate 5 and reset drain 4 initialize the control region of JFET 2 (the p-type gate region 13 in this Embodiment 1) to the potential of the reset drain 4.

Thus, JFET 2 is kept from operating (or becoming on) upon the initialization operation, in contrast to the conventional photoelectric conversion element. For example, when a photoelectric conversion apparatus is constructed by arraying a lot of these elements, the apparatus is free of occurrence of variations in outputs from the photoelectric conversion elements, which were seen in the conventional apparatus due to flow of a large current to greatly change the bias points (operating points) of transistors and thereby result in different amplification factors of JFETs 2. This results in preventing the dissipation power from becoming large and in decreasing dissipation power.

Although not shown in FIG. 1A, wiring to the reset drain 4 (metal interconnection, which is an aluminum (Al) film 20 in this Embodiment 1) also serves as a light-shielding film for shielding portions other than the photodiode 1, as seen from FIGS. 1B and 1C. This aluminum film 20 may be replaced by another metal film, which can be fabricated by depositing a metal film by the sputtering process.

Accordingly, the thickness (height) of the entire element can be kept smaller than that of an element with a further film dedicated to light shielding, which is formed on the top, the degree of integration and the aperture ratio for the photodiode 1 can be increased, and the phenomenon of blur such as blooming and smear due to obliquely incident light can be suppressed because of the structure wherein the metal wiring (aluminum film 20) is disposed in the vicinity of the photodiode 1.

Embodiment 2

FIGS. 2A to 2C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 2 of the present invention, wherein FIG. 2A is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 2B a cross section along X1-X2 line in FIG. 2A, and FIG. 2C a cross section along Y1-Y2 line in FIG. 2A. This Embodiment 2 is different in the structure of the photodiode and the JFET 2 of the photoelectric conversion element from Embodiment 1.

Namely, the photodiode 1 of the photoelectric conversion element in Embodiment 2 is different from the photodiode 1 of the photoelectric conversion element in Embodiment 1 first in that a buried photodiode of an npnp type vertical overflow structure (wherein a buried photodiode is constructed by the npn structure and the overflow structure is constructed by the pnp structure) is formed from the surface of the silicon layer toward the p-type silicon substrate 10.

Accordingly, the phenomenon of blur such as blooming and smear can be suppressed by the overflow structure for

5,942,774

15

absorbing overflowing carriers, while the buried photodiode prevents the depletion layer appearing in the pn junction portion from reaching the surface, thus suppressing the dark current. Since no charge remains in the photodiode (the photodiode becomes completely depleted) after transfer of charge, ideal characteristics can be achieved for suppressing the lag and reset noise.

Further, Embodiment 2 is also different from Embodiment 1 in that the n-well region 14, which was formed only around the photodiode 1 in Embodiment 1, is formed over the entire surface of the p-type silicon substrate 10. Generally, the photodiode of the vertical overflow structure is desirably constructed in such a manner that, in order to keep the quantum efficiency high, the pn junction is formed as deep as possible from the surface of the silicon layer toward the p-type silicon substrate 10.

The n-well region 14 is formed deeper toward the p-type silicon layer 10 accordingly. Since the n-well region 14 diffuses (side-diffuses) in the lateral directions (in the directions perpendicular to the direction directed toward the p-type silicon substrate 10) in this case, design taking account of this side diffusion is necessary. Embodiment 2 employs the structure in which the n-well region 14 is formed over the entire surface of the p-type silicon substrate 10 and JFET 2 is formed in this n-well region 14, thereby avoiding influence of the side diffusion of the n-well region 14 and raising the degree of integration and the aperture ratio.

The JFET 2 of the photoelectric conversion element in this Embodiment 2 is first different from the structure of JFET 2 in Embodiment 1 in that the whole (particularly, the channel portion) is shallowed (in shallow junction arrangement). Shallowing the JFET 2 for performing only the amplification operation decreases the dimensions (size) of the entire JFET 2 by that shallowing degree, which can raise the degree of integration of the entire photoelectric conversion element and the aperture ratio of the photodiode 1.

In addition, the above arrangement can enhance a characteristic as an amplifying portion, that is, transconductance (gm), and can improve a saturation characteristic (or reduce a drain voltage dependence of a saturation region). An increase of transconductance (gm) is of course important, for example when the JFET 2 is used for current amplification, and it can lower the time constant (or increase the speed) or can enhance the sensitivity in the case of source-follower operation (namely, in the case of charge amplification by capacitive load).

Second, the JFET 2 of the photoelectric conversion element in Embodiment 2 is so arranged that p-type gate regions 13 (see FIG. 2B, a first conductivity type shallow gate region 13a and a first conductivity type gate region 13b) are formed above and below the channel (n-channel) and these first conductivity type shallow gate region 13a and first conductivity type gate region 13b are electrically connected in a portion where the channel is not formed.

Further, it is different from JFET 2 in Embodiment 1 in that the p-type gate regions 13 are electrically separated from the p-type silicon substrate 10 by the n-well region 14. This can greatly reduce influence of the substrate voltage (substrate bias effect) on the characteristics of the photoelectric conversion element itself.

In addition, for example when a photoelectric conversion apparatus is composed of such photoelectric conversion elements and when JFETs 2 are in the source-follower operation, the reduction of the drain voltage dependence as

16

discussed previously and the reduction of the substrate bias effect will present a great effect on enhancement of the sensitivity of pixels arrayed in the photoelectric conversion apparatus and on suppression of variations of sensitivity (for example, on suppression of the fixed pattern noise).

As explained above, the JFET 2 of the photoelectric conversion element according to Embodiment 2 can have an improved degree of integration and an improved aperture ratio and also have higher sensitivity than the photoelectric conversion element according to Embodiment 1, and can suppress the variations of sensitivity.

Embodiment 3

FIGS. 3A to 3C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 3 of the present invention, wherein FIG. 3A is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 3B a cross section along X1-X2 line in FIG. 3A, and FIG. 3C a cross section along Y1-Y2 line in FIG. 3A. The photoelectric conversion element according to Embodiment 3 is different from the above two embodiments in that an element isolation region 21 of a predetermined conductivity type (the n-type in this Embodiment 3) is formed in the peripheral regions of the photodiode 1, JFET 2, and reset drain 4 (including the regions where the transfer gate 3 and reset gate 5 are formed).

Since p-type regions of the photodiode 1, JFET 2, and reset drain 4 each are normally formed in the n-well region 14, they are electrically isolated from each other by this n-well region 14. Generally, the desired isolation of the n-well region 14 is to define the isolation width as small as possible from the viewpoint of increasing the degree of integration and the aperture ratio.

However, the p-type regions of the photodiode 1, JFET 2, and reset drain 4 cannot be formed to shallow (shallow in the direction of from the silicon surface toward the substrate) because of performance of the photoelectric conversion element. Particularly, as to the photodiode 1, it is instead desired to form it to be deep from the silicon surface toward the substrate in view of the quantum efficiency. It is thus the case that the spread (side diffusion) becomes great in the lateral directions (in the directions perpendicular to the direction directed toward the substrate) and a reduction of the isolation width cannot easily be done.

Thus, this Embodiment 3 is arranged to suppress the above side diffusion of the p-type regions by forming the n-type element isolation region 21, thereby decreasing the isolation width, increasing the degree of integration of the entire photoelectric conversion element and the aperture ratio of photodiode 1, and facilitating control of the threshold voltage of the transfer gate 3 and reset gate 5.

Embodiment 4

FIG. 4 is a schematic sectional view to show an essential portion of the photoelectric conversion element according to Embodiment 4 of the present invention. FIG. 4 depicts a portion of FIG. 2C or 3C, therefore, the present embodiment can be explained by using the figures for embodiment of 2 or 3.

The photodiode according to this embodiment is a buried photodiode (BPD) 1 having a vertical overflow structure, as shown in FIG. 4. Thus, the p-type diffusion layer 12 used herein needs to satisfy the following conditions. An SiO₂ film 11a is formed on the silicon surface.

- (1) An excessive photogenerated charge should overflow into the substrate.

5,942,774

17

(2) The photogenerated charge should be completely transferred to the JFET 2 upon signal reading, so that the p-type diffusion of BPD 1 may be completely depleted.

On the other hand, p-type diffusion used in JFET 2 needs to satisfy the following conditions.

(1) The charge transferred from BPD 1 should not overflow into the substrate.

(2) Punch-through should not occur between the source n⁺-diffusion of JFET 2 and the n-well region 14.

(3) The p-type diffusion region should not be depleted under the bias conditions in operation as JFET 2.

In order to simultaneously satisfy these conditions, optimization is rather easy by setting the concentrations of the p-type diffusion regions in BPD 1 and JFET 2 separately to different values.

Thus, in the photoelectric conversion element in the present embodiment, these impurity concentrations are separately set so that the impurity concentration of the charge storing portion 12, which is the p-type diffusion region of BPD 1, may be in the range of $5 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$ and so that the impurity concentration of the first conductivity type gate region 13b, which is the p-type diffusion region of JFET 2, may be in the range of $6 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$. Here, these impurity concentrations can be controlled by changing the implantation conditions in boron ion implantation, for example by changing a dose.

Embodiment 5

FIG. 5 is a circuit diagram to show the schematic structure of the photoelectric conversion apparatus according to Embodiment 5 in which photoelectric conversion elements, as described in above each Embodiment 1-4 (FIG. 1 to FIG. 4) are arranged in a two-dimensional matrix. FIG. 6 is a pulse timing chart for explaining the operation of the circuit diagram shown in FIG. 5. The photoelectric conversion apparatus in the following description will be explained as an example where the photoelectric conversion elements are those shown in FIG. 1, but the same can be applied to the cases using the photoelectric conversion elements shown in FIG. 2 to FIG. 4.

As shown in FIG. 5, each pixel 31 is composed of a photodiode PD for generating and storing a charge according to incident light, a JFET for generating a signal output according to the charge received by its control region, a transfer control element (p-channel MOSFET) 31a having a transfer gate TG for transferring the charge generated and stored in the photodiode 1 to the control region of JFET, a reset drain RD which is a reset-purpose charge draining means for draining the charge transferred to the control region of JFET, and a reset element (p-channel MOSFET) 31b having a reset gate RG, which is a reset-purpose control means for controlling the reset drain RD.

The source of each JFET is connected in common to a vertical source line 32a, 32b, 32c in each column of the matrix arrangement. All pixels 31 are connected in common to a drain power-supply 31c through a wiring (not shown) or diffusion layer formed on the drain side of each JFET and on the cathode side of the photodiode PD. Further, the anode side of each photodiode 1 and the control region of JFET 2 are connected to the source or the drain of the transfer control element 31a, respectively.

The transfer gates (transfer gate electrodes) 3 of the transfer control elements 31a in each row are connected in common to a clock line 33a, 33b, 33c to be scanned by a vertical scanning circuit 34. When a drive pulse Φ_{TG1} - Φ_{TG3}

18

sent from the vertical scanning circuit 34 is applied, the apparatus is arranged to sequentially operate the transfer control elements 31a in each row.

A reset element 31b is given for each pixel 31, and reset drains RD of the reset elements 31b are arranged in parallel in each row as being connected in common to a clock line 50a, 50b, 50c to be scanned in each row of the matrix arrangement by the vertical scanning circuit 34. The reset gates (reset gate electrodes) 5 of all the pixels are connected in common through a row line 37a to a drive pulse generating circuit 37. The source of each reset element 31b is formed in common with the drain of transfer control element 31a. When a drive pulse Φ_{RG} sent from the drive pulse generating circuit 37 is applied to the reset gate (reset gate electrode) 5, this reset element 31b is arranged to operate.

The vertical source line 32a, 32b, 32c, on one hand, is connected in each column through a MOS transistor for transferring a light signal output T_{S1} , T_{S2} , T_{S3} and through a MOS transistor for transferring a dark output T_{D1} , T_{D2} , T_{D3} to one electrode of a capacitor for storing the light signal output (second memory element) C_{S1} , C_{S2} , C_{S3} and to one electrode of a capacitor for storing the dark output (first memory element) C_{D1} , C_{D2} , C_{D3} and then is connected through MOS transistors for selection of horizontal reading T_{HS1} , T_{HS2} , T_{HS3} , T_{HD1} , T_{HD2} , T_{HD3} to a signal output line 38 and a dark output line 39. Generally, parasitic capacitances C_{HS} , C_{HD} exist in the signal output line 38 and dark output line 39. A buffer amplifier 38a, 39a is connected to one end of each of the signal output line 38 and dark output line 39.

The signal output line 38 and dark output line 39, on the other hand, are connected to the drains of MOS transistors for resetting the signal output lines T_{RHS} , T_{RHD} , respectively, and the sources of MOS transistors T_{RHS} , T_{RHD} are grounded (GND) as being connected to the other electrodes of the above capacitors for storing the light signal output C_{S1} , C_{S2} , C_{S3} and capacitors for storing the dark output C_{D1} , C_{D2} , C_{D3} . When a drive pulse Φ_{RH} sent from the drive pulse generating circuit 43 is applied to the gate electrodes of the MOS transistors for resetting the signal output lines T_{RHS} , T_{RHD} , the MOS transistors T_{RHS} , T_{RHD} are arranged to start operating.

A horizontal selection line 40a, 40b, 40c connected to a horizontal scanning circuit 40 in each column is connected in common to the gate electrodes of the MOS transistors for selection of horizontal reading T_{HS1} , T_{HS2} , T_{HS3} and T_{HD1} , T_{HD2} , T_{HD3} , so that horizontal reading may be controlled by a drive pulse Φ_{H1} to Φ_{H3} sent from the horizontal scanning circuit 40.

The gate electrodes of the above MOS transistors for transferring the light signal outputs T_{S1} , T_{S2} , T_{S3} are connected through a clock line for light signal 41a and the gate electrodes of the above MOS transistors for transferring the dark outputs T_{D1} , T_{D2} , T_{D3} are connected through a clock line for dark output 42a, each to a drive pulse generating circuit 41 or 42. When a drive pulse Φ_{TS} or Φ_{TD} sent from the drive pulse generating circuit 41 or 42 is applied to the gate electrodes through either line, these MOS transistors for transmission of light signal output T_{S1} , T_{S2} , T_{S3} and MOS transistors for transmission of dark output T_{D1} , T_{D2} , T_{D3} are arranged alternately to operate in a predetermined order.

The above vertical source line 32a, 32b, 32c in each column, on the other hand, is connected to the drain of a transistor for reset T_{RV1} , T_{RV2} , T_{RV3} and to a constant current source for source-follower reading 44a, 44b, 44c. A power-supply voltage V_{RV} is supplied to the source of each reset

5,942,774

19

transistor T_{RV1} , T_{RV2} , T_{RV3} , and a power-supply voltage V_{CS} is supplied to the constant current sources for source-follower reading **44a**, **44b**, **44c**.

A reset pulse Φ_{RV} is supplied to the gate electrodes of the reset transistors T_{RV1} , T_{RV2} , T_{RV3} , and with a change of this reset pulse Φ_{RV} to high level the reset transistors T_{RV1} , T_{RV2} , T_{RV3} become on so as to ground the vertical source lines **32a**, **32b**, **32c** (when $V_{RV} = \text{GND}$).

The constant current sources for source-follower reading **44a**, **44b**, **44c** control the time constant of source-follower operation, and also suppress variations of the time constant due to fluctuations of the bias point for every pixel **31** to equalize the gains, thus suppressing the fixed pattern noise (hereinafter referred to as FPN).

The operation of the photoelectric conversion apparatus according to Embodiment 5 of the present invention is next explained referring to the pulse timing chart shown in FIG. **6**. In FIG. **6**, the period between t_{11} and t_{15} represents the reading operation of pixels **31** in the first row, and thereafter the periods between t_{21} and t_{25} and between t_{31} and t_{35} correspond to the second row and the third row, respectively. Further, t_{11} to t_{14} each are so defined that t_{11} is the period for the initialization operation of JFETs **2**, t_{12} the period for the source-follower operation of JFETs **2** in the first row after initialization, t_{13} the period for the transfer operation of signal charges from the photodiodes **1** to the JFETs **2** in the first row, and t_{14} the period for the source-follower operation of JFETs **2** after transfer, and these four operations are carried out in the horizontal blanking period. Further, t_{15} is the image signal output period.

First, as shown in FIG. **6**, the drive pulse Φ_{RD1} is set to the high level while keeping the drive pulses Φ_{RD2} and Φ_{RD3} at the low level) at the start of period t_{11} whereby the voltage drive pulse is applied to the reset drains **4** of pixels **31** in the first row. Then the high level voltage is applied to the control regions of JFETs **2** of the pixels **31** in the first row and the low level voltage is applied to the control regions of JFETs **2** of the pixels **31** in the other rows through the reset gates **5** of all the pixels **31** already set in a conductive (on) state at the low level. By this operation, the control regions of these JFETs **2** are initialized (the charges therein are drained) and the JFETs **2** in the first row are selected (on) while the JFETs **2** in the other rows are not selected (off).

Namely, selection (on) or non-selection (off) of JFETs **2** is effected depending upon whether the voltage drive pulse (Φ_{RD1} , Φ_{RD2} , Φ_{RD3}) is sent to a row of the reset drains **4** or not. Then, the control regions of JFETs **2** in the selected row are initialized to the high level voltage and the control regions of JFETs **2** in the non-selected row are initialized to the low level voltage.

At the end of period t_{11} (or at the start of period t_{12}) the drive pulse Φ_{RG} is changed to the high level so as to change the reset gates **5** into a non-conductive (off) state whereby the control regions of the respective JFETs **2** are kept in a floating state as maintaining the selected (on) or the non-selected (off) state.

At the same time (at the start of period t_{12}), the drive pulse Φ_{RV} is changed to the low level to bring the reset transistors T_{RV1} to T_{RV3} into an interrupted (off) state, and the JFETs **2** in the first row perform the source-follower operation in this period t_{12} . During this period t_{12} the drive pulse Φ_{TD} is at the high level to keep the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} in a conductive state (on) and output (output at dark) voltages corresponding to the potentials immediately after the initialization of the control regions of the JFETs **2** are stored in the capacitors for storage of dark output C_{D1} , C_{D2} , C_{D3} .

20

In the period t_{13} , the drive pulse Φ_{TG1} is turned to the low level to bring the transfer gates **3** from the non-conductive (off) state to the conductive (on) state, and the drive pulse Φ_{TS} is changed to the high level and the drive pulse Φ_{FD} to the low level, thereby changing the MOS transistors for transfer of light signal output T_{S1} , T_{S2} , T_{S3} into the conductive (on) state and the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} into the non-conductive (off) state.

As a result, charges generated and stored in the photodiodes **1** in the first row are transferred to the control regions of JFETs **2**. After transfer of charge the potential of each control region of JFET **2** changes (increases in this case) by a degree of charge amount/gate capacitance. The reason why the transfer gates **3** change into the conductive (on) state when the drive pulse Φ_{TG1} is kept at the low level in FIG. **6** is that the transfer control elements **31a** are of the p-channel type and thus the polarity of the drive pulse Φ_{TG1} is opposite to that of the other drive pulses.

In the period t_{14} , similarly as in the period t_{12} , the drive pulse Φ_{TG1} is changed to the high level to bring the transfer gates **3** in the first row into the non-conductive (off) state whereby the charges photoelectrically converted in the photodiodes **1** are stored, and the drive pulse Φ_{RV} is changed to the low level to bring the reset transistors T_{RV1} to T_{RV3} into the interrupted (off) state whereby the JFETs **2** in the first row perform the source-follower operation.

Since during this period t_{14} the drive pulse Φ_{TS} is at the high level, the MOS transistors for transfer of light signal output T_{S1} , T_{S2} , T_{S3} are kept in the conductive state (on), and output (signal output) voltages corresponding to potentials after the charges are transferred to the control regions of the respective JFETs **2** are stored in the capacitors for storage of light signal output C_{S1} , C_{S2} , C_{S3} . In the period t_{15} , the drive pulses Φ_{RD1} , Φ_{RG} , Φ_{TS} are each changed to the low level and the drive pulse Φ_{RV} to the high level, so that the output voltages (image signals) stored in the capacitors for storage of light signal output C_{S1} to C_{S3} and capacitors for storage of dark output C_{D1} to C_{D3} are ready to be output to the output terminals V_{OS} , V_{OD} .

Then sequentially outputting the drive pulses Φ_{H1} to Φ_{H3} from the horizontal scanning circuit **40** and the drive pulse Φ_{RH} from the drive pulse generating circuit **43**, the image signals stored in the capacitors for storage of light signal output C_{S1} to C_{S3} and the capacitors for storage of dark output C_{D1} to C_{D3} are read out into the horizontal reading lines of signal output line **38** and dark output line **39**, respectively, then, the image signals are output from the terminals V_{OS} , V_{OD} , while horizontal reading lines of signal output line **38** and dark output line **39** are reset.

The image signals obtained from the output terminals V_{OS} , V_{OD} are subjected to arithmetic processing by an external arithmetic circuit not shown. This is effected as follows. Since an image signal obtained from the output terminal V_{OS} contains a charge component (S) and a dark component (D) and an image signal obtained from the output terminal V_{OD} contains only the dark component (D), only the image signal according to the charge component (S) is extracted by the arithmetic processing of the image signals obtained from the output terminals V_{OS} , V_{OD} (by subtraction processing ($V_{OS} - V_{OD}$)).

The above reading operation for the first row in the periods t_{11} to t_{15} is repeated similarly for the second row and the third row in the periods t_{21} to t_{25} and in the periods t_{31} to t_{35} , respectively. Since the photoelectric conversion apparatus in the first embodiment is arranged in such a manner that the reset element **31b** is provided for each pixel **31** and

5,942,774

21

the reset drains 4 are arranged in parallel with each other in each row, the reset operation becomes very fast and the total time of the periods t_{11} to t_{15} , t_{21} to t_{25} , t_{31} to t_{35} becomes shorter than those of the conventional photoelectric conversion apparatus.

Embodiment 6

FIGS. 7A to 7C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 6 of the present invention, wherein FIG. 7A is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 7B a cross section along X1-X2 line in FIG. 7A, and FIG. 7C a cross section along Y1-Y2 line in FIG. 7A. The photoelectric conversion element shown in FIGS. 7A to 7C is most different from the photoelectric conversion elements shown in FIG. 1 to FIG. 4 in that a gate electrode 50 is formed for controlling the control region of JFET 2 by capacitive coupling in JFET 2 (the amplifying portion). The other structure of this photoelectric conversion element is the same as the photoelectric conversion element shown in FIG. 1. A gate line 51 is formed as shown in FIG. 7A.

In ordinary JFET 2, the gate electrode 50 for controlling the control region by capacitive coupling is formed. However, the photoelectric conversion elements shown in FIG. 1 to FIG. 4 exclude the gate electrode 50. The differences due to the formation of gate electrode 50 will be explained in the next description of a photoelectric conversion apparatus having photoelectric conversion elements (FIGS. 7A to 7C) arranged in a two-dimensional matrix where the gate electrode 50 is formed.

The photoelectric conversion element shown in FIGS. 7A to 7C is the same as the photoelectric conversion element shown in FIGS. 1A to 1C except that the gate electrode 50 is formed. If the structures of photodiode 1 and JFET 2 of the photoelectric conversion element shown in FIGS. 7A to 7C are replaced by the structures of photodiode 1 and JFET 2 of the photoelectric conversion element shown in FIGS. 2A to 2C, the photoelectric conversion element thus obtained becomes the same as the photoelectric conversion element shown in FIGS. 2A to 2C except that the gate electrode 50 is formed. Further, if the element isolation region 21 of the predetermined conductivity type is formed between the mutual regions of the photodiode 1, JFET 2, and reset drain 4 of the photoelectric conversion element shown in FIGS. 7A to 7C, it becomes the same as the photoelectric conversion element shown in FIGS. 3A to 3C except that the gate electrode 50 is formed. The description of the same portions is thus omitted herein.

Embodiment 7

FIG. 8 is a circuit diagram to show the schematic structure of the photoelectric conversion apparatus according to Embodiment 7 of the present invention, in which the photoelectric conversion elements shown in FIGS. 7A to 7C are arranged in a two-dimensional matrix. Comparing FIG. 8 with FIG. 5 (Embodiment 5), the photoelectric conversion apparatus shown in FIG. 8 is arranged in such a manner that the gate electrodes 50 of JFETs 2 forming the respective pixels (photoelectric conversion elements) 31 in each row are connected in common to the vertical scanning circuit 34. The gate electrodes 50 are pulse-driven.

In the photoelectric conversion apparatus as explained in FIG. 5 the reset drains 4 were pulse-driven instead of the above gate electrodes 50, because no gate electrodes 50 were formed in the JFETs 2. It is, however, noted that the

22

photoelectric conversion apparatus explained in FIG. 5 can obviate a need to form wiring to the gate electrodes 50 because no gate electrodes 50 are formed in the JFETs 2. Accordingly, the capacitance of each control region of JFET 2 can be decreased because of the absence of the gate electrode 50, thus presenting an advantage that the sensitivity can be enhanced.

In contrast, the photoelectric conversion apparatus shown in FIG. 8 has an advantage that the reset drains 4 do not have to be pulse-driven because the gate electrodes 50 are formed in the JFETs 2.

In the photoelectric conversion apparatus shown in FIG. 8, each pixel 31 is composed of a photodiode 1 for generating and storing a charge according to incident light, a gate electrode 50 for controlling the control region by capacitive coupling, a JFET 2 for producing a signal output according to the charge received by the control region, a transfer control element (p-channel MOSFET) 31a having a transfer gate 3 for transferring the charge generated and stored in the photodiode 1 to the control region of JFET 2, a reset drain 4 for draining the charge transferred to the control region of JFET 2, and a reset element (p-channel MOSFET) 31b having a reset gate 5 for controlling the reset drain 4.

The sources of JFETs 2 in each column of the matrix arrangement are connected in common to the vertical source line 32a, 32b, 32c. All the pixels are connected in common to the drain power-supply 31c through a wiring (not shown) or diffusion layer on the drain side of each JFET 2 and on the cathode side of photodiode 1. Further, the anode side of each photodiode 1 and the control region of JFET 2 each are connected to the source or the drain of the transfer control element 31a.

The transfer gates (transfer gate electrodes) 3 of the transfer control elements 31a are connected in common in each row of the matrix arrangement to the clock line 33a, 33b, 33c to be scanned by the vertical scanning circuit 34, and with application of the drive pulse Φ_{TG1} to Φ_{TG3} sent from the above vertical scanning circuit 34 the transfer control elements 31a are sequentially operated in each row.

The gate electrodes 50 in JFETs 2 are connected in common in each row of the matrix arrangement to the clock line 35a, 35b, 35c to be scanned by the vertical scanning circuit 34, and the JFETs 2 are sequentially operated in each row when the drive pulse Φ_{G1} – Φ_{G3} sent from the above vertical scanning circuit 34 is applied thereto.

A reset element 31b is given for each pixel 31, and reset drains 4 of all the pixels are connected in common to the power-supply voltage V_{RD} through a row line 36. The reset gates (reset gate electrodes) 5 of all the pixels are also connected in common through the row line 37a to the drive pulse generating circuit 37. The source of each reset element 31b is formed in common with the drain of transfer control element 31a. When a drive pulse Φ_{RG} sent from the drive pulse generating circuit 37 is applied to the reset gate 5, this reset element 31b is arranged to operate, thus initializing the control region of JFET 2.

The above vertical source line 32a, 32b, 32c, on one hand, is connected in each column through a MOS transistor for transferring the light signal output T_{S1} , T_{S2} , T_{S3} and through MOS transistor for transferring a dark output T_{D1} , T_{D2} , T_{D3} to one electrode of the capacitor for storing the light signal output (second memory element) C_{S1} , C_{S2} , C_{S3} and to one electrode of the capacitor for storing the dark output (first memory element) C_{D1} , C_{D2} , C_{D3} and then is connected through the MOS transistors for selection of horizontal reading T_{HS1} , T_{HS2} , T_{HS3} , T_{HD1} , T_{HD2} , T_{HD3} to the signal

5,942,774

23

output line 38 and the dark output line 39. Generally, parasitic capacitances C_{HS} , C_{HD} exist in the signal output line 38 and dark output line 39. A buffer amplifier 38a, 39a is connected to one end of each of the signal output line 38 and dark output line 39.

The above signal output line 38 and dark output line 39 are connected to the drains of MOS transistors for resetting the signal output lines T_{RHS} , T_{RHD} , respectively, and the sources of MOS transistors T_{RHS} , T_{RHD} are grounded (GND) as being connected to the other electrodes of the above capacitors for storing the light signal output C_{S1} , C_{S2} , C_{S3} and capacitors for storing the dark output C_{D1} , C_{D2} , C_{D3} . When a drive pulse Φ_{RF} sent from the drive pulse generating circuit 43 is applied to the gate electrodes of the MOS transistors for resetting the signal output lines T_{RHS} , T_{RHD} , the MOS transistors T_{RHS} , T_{RHD} are arranged to start operating.

A horizontal selection line 40a, 40b, 40c connected to a horizontal scanning circuit 40 in each column is connected in common to the gate electrodes of the MOS transistors for selection of horizontal reading T_{HS1} , T_{HS2} , T_{HS3} and T_{HD1} , T_{HD2} , T_{HD3} , so that horizontal reading may be controlled by a drive pulse Φ_{H1} to Φ_{H3} sent from the horizontal scanning circuit 40.

The gate electrodes of the above MOS transistors for transferring the light signal outputs T_{S1} , T_{S2} , T_{S3} are connected through a clock line for light signal 41a and the gate electrodes of the above MOS transistors for transferring the dark outputs T_{D1} , T_{D2} , T_{D3} are connected through a clock line for dark output 42a, each to a drive pulse generating circuit 41 or 42. When a drive pulse Φ_{TS} or Φ_{TD} sent from the drive pulse generating circuit 41 or 42 is applied to the gate electrodes through either line, these MOS transistors for transmission of light signal output T_{S1} , T_{S2} , T_{S3} and MOS transistors for transmission of dark output T_{D1} , T_{D2} , T_{D3} are arranged alternately to operate in a predetermined order.

The above vertical source line 32a, 32b, 32c in each column, on the other hand, is connected to the drain of a transistor for reset T_{RV1} , T_{RV2} , T_{RV3} and to a constant current source for source-follower reading 44a, 44b, 44c. A power-supply voltage V_{RV} is supplied to the source of each reset transistor T_{RV1} , T_{RV2} , T_{RV3} , and a power-supply voltage V_{CS} is supplied to the constant current sources for source-follower reading 44a, 44b, 44c.

A reset pulse Φ_{RV} is supplied to the gate electrodes of the reset transistors T_{RV1} , T_{RV2} , T_{RV3} , and with a change of this reset pulse Φ_{RV} to the high level the reset transistors T_{RV1} , T_{RV2} , T_{RV3} become on so as to ground the vertical source lines 32a, 32b, 32c (when $V_{RV}=\text{GND}$).

The constant current sources for source-follower reading 44a, 44b, 44c control the time constant of source-follower operation, and also suppress variations of the time constant due to fluctuations of bias point for every pixel 31 to equalize the gains, thus suppressing FPN.

The operation of the photoelectric conversion apparatus according to Embodiment 7 of the present invention shown in FIG. 8 is next explained referring to the pulse timing chart shown in FIG. 9. In FIG. 9, the period between t_{11} and t_{15} represents the reading operation of pixels 31 in the first row, and thereafter the periods between t_{21} and t_{25} and between t_{31} and t_{35} correspond to the second row and the third row, respectively. Further, t_{11} to t_{14} each are so defined that t_{11} is the period for the initialization operation of JFET 2, t_{12} the period for the source-follower operation of JFET 2 in the first row after initialization, t_{13} the period for the transfer operation of signal charge from the photodiode 1 to the JFET

24

2 in the first row, and t_{14} the period for the source-follower operation of JFET 2 after transfer, and these four operations are carried out in the horizontal blanking period. Further, t_{15} is the image signal output period.

5 First, as shown in FIG. 9, in the period t_{11} the drive pulses Φ_{RG} and Φ_{TD} are changed to the high level whereby the reset gates 5 of the respective pixels 31 are changed from the conductive (on) state into the non-conductive (off) state and the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} are changed into the conductive (on) state.

10 As a result, the control regions of all JFETs 2 come to have the potential of the power-supply voltage V_{RD} connected through the reset drains 4 and the row line 36 so as to be initialized (the charges are drained), thus turning to a floating state. The reason why the drive pulse Φ_{RG} to the reset gates 5 is at the high level to keep the reset gates 5 in the non-conductive state (off) is that the polarity is opposite to that of the other drive pulses because the reset elements 31b are of the p-channel type.

20 Next at the start of the period t_{12} , the drive pulse Φ_{G1} is changed to the high level to raise the potential of the gate electrodes of JFETs 2 in the first row, whereby the JFETs 2 in the first row are selected (on) and the JFETs in the second and the other rows are not selected (off). Namely, when the reset gates 5 are in the non-conductive state (off), selection (on) or non-selection (off) of JFETs 2 is effected depending upon whether the drive pulse (Φ_{G1} , Φ_{G2} , Φ_{G3}) is sent to a row of the gate electrodes of JFETs or not.

25 At the same time (at the start of period t_{12}), the drive pulse Φ_{RV} is changed to the low level to bring the reset transistors T_{RV1} to T_{RV3} into an interrupted (off) state, and the JFETs 2 in the first row perform the source-follower operation in this period t_{12} . During this period t_{12} the drive pulse Φ_{TD} is at the high level to keep the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} in a conductive state (on) and output (output at dark) voltages corresponding to the potentials immediately after the initialization of the control regions of the JFETs 2 are stored in the capacitors for storage of dark output C_{D1} , C_{D2} , C_{D3} .

30 In the period t_{13} , the drive pulse Φ_{TG1} is turned to the low level to bring the transfer gates 3 from the non-conductive (off) state into the conductive (on) state, and the drive pulse Φ_{TS} is changed to the high level and the drive pulse Φ_{TD} to the low level, thereby changing the MOS transistors for transfer of light signal output T_{S1} , T_{S2} , T_{S3} into the conductive (on) state and the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} into the non-conductive (off) state.

35 As a result, charges generated and stored in the photodiodes 1 in the first row are transferred to the control regions of JFETs 2. After transfer of charge the potential of each control region of JFET 2 changes (increases in this case) by a degree of charge amount/gate capacitance. The reason why the transfer gates 3 are in the conductive state (on) when the drive pulse Φ_{TG1} is kept at the low level in FIG. 9 is that the transfer control elements 31a are of the p-channel type and thus the polarity is opposite to that of the other drive pulses.

40 In the period t_{14} , similarly as in the period t_{12} , the drive pulse Φ_{TG1} is changed to the high level to bring the transfer gates 3 in the first row into the non-conductive (off) state whereby the charges photoelectrically converted in the photodiodes 1 are kept as stored, and the drive pulse Φ_{RV} is changed to the low level to bring the reset transistors T_{RV1} to T_{RV3} to the interrupted (off) state whereby the JFETs 2 in the first row perform the source-follower operation.

45 Since during this period t_{14} the drive pulse Φ_{TS} is at the high level, the MOS transistors for transfer of light signal

5,942,774

25

output T_{S1} , T_{S2} , T_{S3} are kept in the conductive state (on), and output (signal output) voltages corresponding to potentials after the charges are transferred to the control regions of the respective JFETs **2** are stored in the capacitors for storage of light signal output C_{S1} , C_{S2} , C_{S3} .

In the period t_{15} , the drive pulses Φ_{RD1} , Φ_{RG} , Φ_{TS} are each changed to the low level and the drive pulse Φ_{RV} to the high level, so that the output voltages (image signals) stored in the capacitors for storage of light signal output C_{S1} to C_{S3} and capacitors for storage of dark output C_{D1} to C_{D3} are ready to be output to the output terminals V_{OS} , V_{OD} .

Then sequentially outputting the drive pulses Φ_{H1} to Φ_{H3} from the horizontal scanning circuit **40** and the drive pulse Φ_{RH} from the drive pulse generating circuit **43**, the image signals stored in the capacitors for storage of light signal output C_{S1} to C_{S3} and the capacitors for storage of dark output C_{D1} to C_{D3} are read out into the horizontal reading lines of signal output line **38** and dark output line **39**, respectively, then, the image signals are output from the terminals V_{OS} , V_{OD} , while horizontal reading lines of signal output line **38** and dark output line **39** are reset.

The image signals obtained from the output terminals V_{OS} , V_{OD} are subjected to arithmetic processing by an external arithmetic circuit not shown. This is effected as follows. Since an image signal obtained from the output terminal V_{OS} contains a charge component (S) and a dark component (D) and an image signal obtained from the output terminal V_{OD} contains only the dark component (D), only the image signal according to the charge component (S) is extracted by the arithmetic processing of the image signals obtained from the output terminals V_{OS} , V_{OD} (by subtraction processing ($V_{OS}-V_{OD}$)).

The above reading operation for the first row in the periods t_{11} to t_{15} is repeated similarly for the second row and the third row in the periods t_{21} to t_{25} and in the periods t_{31} to t_{35} , respectively. Since the photoelectric conversion apparatus shown in FIG. **8** is arranged in such a manner that the reset element **31b** is provided for each pixel **31** and the reset drains **4** of all the pixels are arranged in parallel with each other, the reset operation becomes very fast and the total time of the periods t_{11} to t_{15} , t_{21} to t_{25} , t_{31} to t_{35} becomes shorter than those of the conventional photoelectric conversion apparatus.

Embodiment 8

FIGS. **10A-10C** are schematic structural drawings to show the photoelectric conversion element according to Embodiment 8 of the present invention, wherein FIG. **10A** is a plan view of the schematic structure to show the photoelectric conversion element, FIG. **10B** a cross section along X1-X2 line in FIG. **10A**, and FIG. **10C** a cross section along Y1-Y2 line in FIG. **10A**. The photoelectric conversion element according to this Embodiment 8 is different from the above embodiments in that a depletion type MOS transistor **52** is used for the amplifying portion.

The MOS transistor performs so-called non-destructive amplification operation without destroying the charge (signal charge) during amplification operation, similarly as JFET **2**, and thus has a property of rarely causing FPN. Further, the MOS transistor has no residual charge in the control region (the surface of silicon (n-type silicon layer) under the gate electrode) upon reset of signal charge, thus having a property of rarely causing lag and reset noise. Accordingly, it is suitable for example for forming a solid state image sensing device capable of performing electronic shutter operation by keeping simultaneity in a frame.

26

Embodiment 9

FIG. **11** is a circuit diagram to show the schematic structure of the photoelectric conversion apparatus according to Embodiment 9 of the present invention, in which the photoelectric conversion elements shown in FIGS. **10A-10C** are arranged in a two-dimensional matrix. FIG. **12** is a pulse timing chart for explaining the operation of the circuit diagram shown in FIG. **11**.

The photoelectric conversion apparatus shown in FIG. **11** is different from the photoelectric conversion apparatus as explained in FIG. **5** (Embodiment 5) and in FIG. **8** (Embodiment 7) in that the amplifying portions of pixels **31** are MOS transistors (MOS), the transfer gates **3** of transfer control elements **31a** of all the pixels are connected in common through a row line **51a** to the drive pulse generating circuit **51**, and the reset gates **5** of the reset elements **31b** in each row are arranged to be operated by the drive pulse ($\Phi_{RG1}-\Phi_{RG3}$) sent from the vertical scanning circuit **34** through the clock line **52a**, **52b**, **52c**. Employing the arrangement of the photoelectric conversion apparatus shown in FIG. **11**, the photoelectric conversion apparatus can realize the electronic shutter operation with simultaneity in a frame.

Now, the operation of the photoelectric conversion apparatus shown in FIG. **11** is explained referring to the pulse timing chart shown in FIG. **12**. First, as shown in FIG. **12**, in the period t_{10} the drive pulses Φ_{TG} and $\Phi_{RG1}-\Phi_{RG3}$ are changed to the low level, whereby the transfer gates **3** and reset gates **5** of the respective pixels **31** are changed from the non-conductive (off) state into the conductive (on) state.

As a result, not only the control regions of the MOS transistors (MOS) but also the photodiodes **1** are electrically connected to the reset drains **4**, whereby the photodiodes **1** are depleted to be initialized and the control regions of the MOS transistors (MOS) are initialized to the potential of the reset drains **4**.

Then, in the period t_{11} the drive pulses Φ_{TG} and $\Phi_{RG1}-\Phi_{RG3}$ are changed to the high level to change the transfer gates **3** and reset gates **5** of the respective pixels **31** into the non-conductive (off) state and to bring the photodiodes **1** into a charge storing state. The period t_{11} becomes a shutter time.

Next, in the period t_{12} , the drive pulses $\Phi_{RG1}-\Phi_{RG3}$ are again set to the low level to change the reset gates **5** of the respective pixels **31** from the non-conductive (off) state to the conductive (on) state. As a result, the potential of the control regions of the MOS transistors (MOS) turn to the potential of the reset drains **4** connected through the row line **36** to the power-supply voltage V_{RD} , and dark currents occurring in the MOS transistors (MOS) during the period t_{11} are eliminated, thus again initializing the MOS transistors (MOS). This initialization operation of the MOS transistors (MOS) is a necessary operation for long-term storage in the photodiodes **1** in the case of image pickup in a still picture mode.

In the period t_{13} the drive pulse Φ_{TS} is set to the high level to change the MOS transistors for transfer of light signal output T_{S1} , T_{S2} , T_{S3} into the conductive (on) state, the drive pulses $\Phi_{RG1}-\Phi_{RG3}$ are set to the high level to turn the reset gates **5** of the respective pixels **31** into the non-conductive (off) state, and the drive pulse Φ_{TG} is set to the low level to turn the transfer gates **3** of the respective pixels **31** into the conductive (on) state. As a result, the charges generated and stored in the period t_{11} are transferred from the photodiodes **1** to the control regions of MOS transistors.

In the periods t_{14} to t_{17} the reading operation of the pixels **31** in the first row is carried out substantially in the same

5,942,774

27

manner as in the photoelectric conversion apparatus shown in FIG. 5 and FIG. 8. Namely, the operation in the periods $t_{1,4}$ – $t_{1,7}$ in the photoelectric conversion apparatus shown in FIG. 11 corresponds to the operation in the periods $t_{1,2}$ – $t_{1,5}$ in the photoelectric conversion apparatus shown in FIG. 5 and FIG. 8.

Namely, in the period $t_{1,4}$ of the photoelectric conversion apparatus shown in FIG. 10, the drive pulse Φ_{G1} is set to the high level to raise the potential of the gate electrodes operated by capacitive coupling, and the drive pulse Φ_{RV} is set to the low level to turn the reset transistors T_{RV1} – T_{RV3} into the interrupted state (off), whereby the MOS transistors (MOS) in the first row perform the source-follower operation (charge amplification operation by capacitive load). Here, selection (on) or non-selection (off) of MOS transistors (MOS) in each row is determined by the drive pulses (Φ_{G1} – Φ_{G3}) to the gate electrodes.

During this period $t_{1,4}$ the drive pulse Φ_{TS} is already set at the high level so as to keep the MOS transistors for transfer of light signal output T_{S1} , T_{S2} , T_{S3} in the conductive state (on), and output (signal output) voltages corresponding to potentials after the charges are transferred to the control regions of MOS transistors are stored in the capacitors for storage of light signal output C_{S1} , C_{S2} , C_{S3} .

Next, in the period $t_{1,5}$, the drive pulse Φ_{TD} is set to the high level to turn the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} into the conductive state (on), and the drive pulse Φ_{RG} to the low level to turn the reset gates in the first row into the conductive state (on), whereby the control regions of the MOS transistors (MOS) in the first row are reset (the charges are drained).

Further, in the period $t_{1,6}$, the drive pulse Φ_{RV} is again set to the low level to turn the reset transistors T_{RV1} – T_{RV3} into the interrupted state (off), and the MOS transistors (MOS) in the first row perform the source-follower operation after reset.

During this period $t_{1,6}$ the drive pulse Φ_{TD} is already set at the high level to keep the MOS transistors for transfer of dark output T_{D1} , T_{D2} , T_{D3} in the conductive state (on), and output (output at dark) voltages corresponding to the potentials after reset of the control regions of MOS transistors (MOS) are stored in the capacitors for storage of dark output C_{D1} , C_{D2} , C_{D3} .

Then in the period $t_{1,7}$ the drive pulses Φ_{G1} , Φ_{TD} are set each to the low level and the drive pulse Φ_{RV} to the high level so as to get ready to output the output voltages (image signals) stored in the capacitors for storage of light signal output C_{S1} – C_{S3} and the capacitors for storage of dark output C_{D1} – C_{D3} to the output terminals V_{OS} , V_{OD} . Then sequentially outputting the drive pulses Φ_{H1} – Φ_{H3} from the horizontal scanning circuit 40 and the drive pulse Φ_{RH} from the drive pulse generating circuit 43, the image signals stored in the capacitors for storage of light signal output C_{S1} – C_{S3} and the capacitors for storage of dark output C_{D1} – C_{D3} are transferred to the horizontal reading lines of signal output line 38 and dark output line 39, respectively, then the image signals are output from the terminals V_{OS} , V_{OD} , while horizontal reading lines of signal output line 38 and dark output line 39 are reset.

The above completes the reading operation of the first row, and the reading operation is then carried out for the second row in the periods $t_{2,4}$ – $t_{2,7}$ and for the third line in the periods $t_{3,4}$ – $t_{3,7}$.

The photoelectric conversion apparatus shown in FIG. 11 was explained as to the case of image pickup mainly of still pictures, but the apparatus can be applied to the cases for

28

picking up a moving picture. Namely, the electronic shutter operation can be applied to the cases for picking up the moving picture. However, in the cases for picking up the moving picture, the operation in the periods $t_{1,0}$ – $t_{1,3}$ shown in FIG. 12 (among which the period $t_{1,2}$ is not necessary in the case of the moving picture) needs to be performed within the vertical blanking period. Thus, there is a certain limitation on the variable range of shutter speed.

The photoelectric conversion apparatus shown in FIG. 11 (capable of performing the electronic shutter operation with simultaneity in a frame) can employ not only the MOS type photoelectric conversion elements, but also the JFET type or the bipolar type photoelectric conversion elements, as long as they are constructed in the structure operable by capacitive coupling. However, the most preferred elements are the MOS type photoelectric conversion elements causing no reset noise, because the reset operation is interposed between two source-follower operations.

Embodiment 10

FIGS. 13A to 13C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 10 of the present invention, wherein FIG. 13A is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 13B a cross section along X1–X2 line in FIG. 13A, and FIG. 13C a cross section along Y1–Y2 line in FIG. 13A. The photoelectric conversion element shown in FIGS. 13A to 13C is different from the above embodiments in that a bipolar transistor 53 is used for the amplifying portion. The emitter 54, collector 55, and base 56 are constructed as shown in the drawings, and the emitter electrode 57 and emitter line 58 are formed as shown.

In the bipolar transistor 53 shown in FIGS. 13A to 13C, the collector region is formed in the silicon (n-well region 14) surface layer part without forming the n⁺-type buried collector or the collector using the high-concentration n-type substrate usually used. This arrangement thus enables the combination of the bipolar transistor 53 with the photodiode 1 in the vertical overflow structure, which can suppress the variations in the output signals due to blooming, smear or the like.

Since Embodiment 10 excludes the electrode for driving the base region by capacitive coupling, the capacitance of the control region becomes small and high sensitivity can be secured.

Embodiment 11

FIGS. 14A to 14C are schematic structural drawings to show the photoelectric conversion element according to Embodiment 11 of the present invention, wherein FIG. 14A is a plan view of the schematic structure to show the photoelectric conversion element, FIG. 14B a cross section along X1–X2 line in FIG. 14A, and FIG. 14C a cross section along Y1–Y2 line in FIG. 14A. In the photoelectric conversion element shown in FIGS. 14A–14C, a metal line connected to the reset-purpose charge draining means (reset drain 4) also serving as a light-shielding film (aluminum film 20) may be connected directly to the p-type reset drain region 15 through a contact hole 59, which is different from FIGS. 1A to 1C in Embodiment 1.

In each of the above embodiments the transfer control element 31a and reset element 31b were explained as MOS type field effect transistors (MOSFETs), but the same effects can be attained when they are formed as bipolar transistors.

As explained above, the photoelectric conversion elements according to the present invention are provided with

5,942,774

29

the reset-purpose charge draining means for draining the charge transferred to the control region of the amplifying portion and the above reset-purpose control means, which presents the effect that the reset operation can be performed without operating the amplifying portion.

This achieves the effect to suppress the variations of the amplification factor due to large transient fluctuations of bias point (operating point) of the amplifying portion with flow of a large current in the amplifying portion itself.

Since the photoelectric conversion elements according to the present invention have the amplifying portion formed of the field effect transistor (FET), they have the effects that the charge (signal charge) is not destroyed in the amplifying operation and occurrence of fixed pattern noise (FPN) can be suppressed.

Further, the photoelectric conversion elements according to the present invention have the effects of increases of the aperture ratio and the degree of integration, because the element isolation region of the predetermined conductivity type is formed between the mutual regions of the photoelectric conversion portion, the amplifying portion, the transfer control portion, the reset-purpose charge draining means, and the reset-purpose control means.

Since in the photoelectric conversion elements according to the present invention the metal interconnection connected to the reset-purpose charge draining means is formed as a light-shielding film for shielding incident light to the amplifying portion, the transfer control portion, the reset-purpose charge draining means, and reset-purpose control means, they also have the effect of suppressing the phenomenon of blur such as blooming due to obliquely incident light.

Since in the photoelectric conversion elements according to the present invention the photoelectric conversion portion is the buried photodiode in the vertical overflow structure, they have the effects of suppressing the phenomenon of blur such as blooming and smear and achieving ideal characteristics by suppressing the dark current, lag, and reset noise.

Since the photoelectric conversion elements according to the present invention are constructed in such a structure that the channel forming portion of the amplifying portion of the photoelectric conversion element is formed of the first conductivity type shallow gate region, the second conductivity type shallow channel region, the first conductivity type gate region, the second conductivity type well region, and the first conductivity type semiconductor substrate in order from the semiconductor surface toward the inside of substrate. Therefore, the elements have the effects that the degree of integration and the aperture ratio can be improved and the sensitivity can be enhanced.

The photoelectric conversion elements according to the present invention are constructed in such a structure that the channel forming portion of the amplifying portion of the photoelectric conversion element is formed of the first conductivity type shallow gate region, the second conductivity type shallow channel region, the first conductivity type gate region, the second conductivity type well region, and the first conductivity type semiconductor substrate in order from the semiconductor surface toward the inside of substrate and that the first conductivity type shallow gate region is electrically connected with the first conductivity type gate region. Therefore, the elements have the effects that the degree of integration and the aperture ratio can be improved and the sensitivity can be enhanced.

As explained above, the photoelectric conversion apparatus according to the present invention is constructed in such an arrangement that the photoelectric conversion ele-

30

ments with the reset-purpose charge draining means for draining the charges transferred to the control regions of the amplifying portions and the above reset-purpose control means are arranged in a two-dimensional matrix, and thus have the effects of suppressing degradation of performance (for example, S/N ratios) of the apparatus and of increasing dissipation power.

The photoelectric conversion apparatus according to the present invention has the effect of performing a high-speed reset operation, because the photoelectric conversion apparatus is constructed in such a manner that the reset-purpose charge draining means of the photoelectric conversion elements arrayed in the horizontal scanning direction are arranged in parallel to each other.

The photoelectric conversion apparatus according to the present invention is constructed in such an arrangement that the apparatus has the first memory means for storing signal outputs for one horizontal line immediately after the control regions of the above amplifying portions are initialized according to vertical scanning and the second memory means for storing signal outputs for one horizontal line immediately after the above charges are transferred to the control regions of the above amplifying portions according to vertical scanning and that the apparatus obtains differences between the signal outputs stored in these memory means. Therefore, the apparatus has the effect that the signal outputs according to only the photogenerated charge components can be obtained.

From the invention thus described, it will be obvious that the invention may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

The basic Japanese Application No. 60034/1995 filed on Feb. 24, 1995 is hereby incorporated by reference.

What is claimed is:

1. A photoelectric conversion element comprising:

a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein;

an amplifying portion having a control region for generating a signal output according to the charge received in the gate region from said photoelectric conversion portion;

a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion;

a reset control region for draining the charge transferred to the control region of said amplifying portion; and

a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion,

wherein said amplifying portion is comprised of a junction field effect transistor having a vertical semiconductor structure composed of a first conductivity type gate region, a second conductivity type channel region, and a first conductivity type semiconductor substrate, in order from the semiconductor surface toward the inside of the semiconductor substrate.

2. A photoelectric conversion element, comprising:

a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein;

an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion;

5,942,774

31

a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion; a reset control region for draining the charge transferred to the control region of said amplifying portion; and a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion, wherein said amplifying portion is a junction field effect transistor having a vertical semiconductor structure composed of a first conductivity type shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate.

3. A photoelectric conversion element, comprising:
 a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein;
 an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion;
 a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion; a reset control region for draining the charge transferred to the control region of said amplifying portion; and a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion, wherein said amplifying portion is a junction field effect transistor having a vertical semiconductor structure composed of a first conductivity type shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate, and wherein said first conductivity type shallow gate region and said first conductivity type gate region are electrically connected with each other in a portion other than the channel forming portion.

4. A photoelectric conversion element, comprising:
 a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein;
 an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion;
 a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion; a reset control region for draining the charge transferred to the control region of said amplifying portion; and a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion, wherein said photoelectric conversion portion is a buried photodiode having a vertical overflow structure, wherein said amplifying portion is a junction field

32

effect transistor having a vertical semiconductor structure composed of a first conductivity type shallow gate region, a second conductivity type shallow channel region, a first conductivity type gate region, a second conductivity type well region, and a first conductivity type semiconductor substrate in the order from the semiconductor surface toward the inside of the semiconductor substrate, wherein said first conductivity type shallow gate region and said first conductivity type gate region are electrically connected with each other in a portion other than the channel forming portion, and wherein an impurity concentration of said first conductivity type gate region is different from an impurity concentration of a charge storing portion of said buried photodiode.

5. The photoelectric conversion element according to claim 4, wherein the impurity concentration of said first conductivity type gate region is in the range of $6 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$ and the impurity concentration of said charge storing portion of the buried photodiode is in the range of $5 \times 10^{15} \text{ cm}^{-3}$ to $3 \times 10^{16} \text{ cm}^{-3}$.

6. A photoelectric conversion apparatus comprising:

a plurality of photoelectric conversion elements arranged in a two-dimensional matrix, each said photoelectric conversion element comprising a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein, an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion, a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion, a reset control region for draining the charge transferred to the control region of said amplifying portion, and a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion;

a vertical scanning circuit; and

a pulse drive source;

wherein each of transfer control portions and reset control regions of said photoelectric conversion elements is respectively connected commonly along a horizontal scanning direction, thereby connecting to said vertical scanning circuit for pulse driving, and

wherein a reset control electrode of each of said photoelectric conversion elements is connected commonly to said pulse drive source.

7. A photoelectric conversion apparatus comprising:

a plurality of photoelectric conversion elements arranged in a two-dimensional matrix, each said photoelectric conversion element comprising a photoelectric conversion portion for generating a charge according to incident light and storing the charge therein, an amplifying portion having a control region for generating a signal output according to the charge received in the control region from said photoelectric conversion portion, a transfer control portion for transferring the charge generated and stored in said photoelectric conversion portion to the control region of said amplifying portion, a reset control region for draining the charge transferred to the control region of said amplifying portion, and a reset control electrode for controlling the electrical connection between said reset control region and the control region of said amplifying portion, and a control means for controlling the control region of said amplifying portion by capacitive coupling;

5,942,774

33

a vertical scanning circuit;
 a pulse drive source; and
 a power supply;
 wherein each of transfer control portions and control
 means for controlling the control regions of said ampli- 5
 fying portions by capacitive coupling of said photo-
 electric conversion elements is respectively connected
 commonly along a horizontal scanning direction,
 thereby connecting to said vertical scanning circuit for 10
 pulse driving, and wherein a reset control electrode and
 a reset control region of each of said photoelectric
 conversion elements is respectively connected
 commonly, such that each of said reset control elec-
 trodes is connected to said pulse drive source and each 15
 of said reset control regions is connected to said power
 supply.

8. A photoelectric conversion apparatus comprising:
 a plurality of photoelectric conversion elements arranged
 in a two-dimensional matrix, each said photoelectric 20
 conversion element comprising a photoelectric conver-
 sion portion for generating a charge according to inci-
 dent light and storing the charge therein, an amplifying
 portion having a control region for generating a signal
 output according to the charge received in the control 25
 region from said photoelectric conversion portion, a
 transfer control portion for transferring the charge
 generated and stored in said photoelectric conversion
 portion to the control region of said amplifying portion,
 a reset control region for draining the charge trans- 30
 ferred to the control region of said amplifying portion,
 a reset control electrode for controlling the electrical
 connection between said reset control region and the
 control region of said amplifying portion, and a control 35
 means for controlling the control region of said ampli-
 fying portion by capacitive coupling;

a vertical scanning circuit;
 a pulse drive source; and
 a power supply;
 wherein a control means for controlling the control region 40
 of said amplifying portion by capacitive coupling and

34

a reset control electrode of each of said photoelectric
 conversion elements is respectively connected com-
 monly along a horizontal scanning direction, thereby
 connecting to said vertical scanning circuit for pulse
 driving, and
 wherein each of transfer control portions and reset control
 regions of each of said photoelectric conversion ele-
 ments is respectively connected commonly, such that
 each of said transfer control portions is connected to
 said pulse drive source and each of said reset control
 regions is connected to said power supply.

9. A photoelectric conversion apparatus comprising:
 a plurality of photoelectric conversion elements arranged
 in a two-dimensional matrix, each said photoelectric
 conversion element comprising a photoelectric conver-
 sion portion for generating a charge according to inci-
 dent light and storing the charge therein, an amplifying
 portion having a control region for generating a signal
 output according to the charge received in the control
 region from said photoelectric conversion portion, a
 transfer control portion for transferring the charge
 generated and stored in said photoelectric conversion
 portion to the control region of said amplifying portion,
 a reset control region for draining the charge trans-
 ferred to the control region of said amplifying portion,
 and a reset control electrode for controlling the elec-
 trical connection between said reset control region and
 the control region of said amplifying portion;

a vertical scanning circuit for commonly driving said
 photoelectric conversion elements along a horizontal
 scanning direction;
 first memory means for storing signal outputs for one
 horizontal line immediately after control regions of said
 amplifying portions are initialized according to vertical
 scanning; and
 second memory means for storing signal outputs for one
 horizontal line immediately after said charges are trans-
 ferred to the control regions of said amplifying portions
 according to vertical scanning.


* * * * *

USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)

Claim 12

a third step of forming **(F) a gate electrode** on the gate insulating film; after the third step, a fourth step of forming **(X) an insulating film** on the substrate; a fifth step of anisotropically etching the insulating film so as to form **(X1) first sidewalls** on both side surfaces of the gate electrode and form **(X2) second sidewalls** on a side surface of a step portion in the boundary between the trench isolation and the active area; and

The gate electrode (F) is formed on the gate insulating film (D).
 An insulating film (X) is etched to form first sidewalls (X1) on the gate electrode (F) and second sidewalls (X2) on the step between the STI and active areas.



USP 6,794,677 - OmniVision Technologies, Inc. OV5650 (OmniBSI)

Claim 1

such that a sum perimeter of **(B) the first linear pattern**, **(E) the second linear pattern**, and **(G) the dummy pattern** per unit area is equal to or less than a perimeter of **(B) the first linear pattern** per unit area.

The first linear pattern (B) density is greater than the average pattern density of (B) the first linear pattern, (E) the second linear pattern, and (G) the dummy pattern.




Figure 5.2.3 6T **SRAM** at Poly




Figure 2.4.2 **Standard Logic** - Bevel Sample

**IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF DELAWARE**

GODO KAISHA IP BRIDGE 1,

Plaintiff,

v.

OMNIVISION TECHNOLOGIES, INC.,

Defendant.

Case No. 1:16-cv-00290-MN

**DECLARATION OF DR. JACK C. LEE,
PH.D., IN SUPPORT OF DEFENDANT
OMNIVISION TECHNOLOGIES, INC.'S
ANSWERING CLAIM CONSTRUCTION
BRIEF**

I, Dr. Jack C. Lee, declare as follows:

I. Personal Background

1. I am a professor in the Electrical and Computer Engineering Department at The University of Texas at Austin. I have over 35 years of experience as a researcher, educator, and consultant in the field of semiconductor process technology and semiconductor design. I have attached a current copy of my *curriculum vitae* (“CV”), a true and correct copy of which is attached as Exhibit A. The relevant highlights are summarized below.

2. I received a B.S. degree in Electrical Engineering, with highest honors, in 1980, and an M.S. degree in Electrical Engineering in 1981, both from the University of California, Los Angeles. I received a Ph.D. degree in Electrical Engineering in 1988 from the University of California, Berkeley (“UC Berkeley”).

3. From 1979 to 1984, I was a Member of Technical Staff at the TRW Microelectronics Center, in the High-Speed Bipolar Device Program. I worked on bipolar device/circuit design, fabrication, and testing. I was promoted to Engineering Group Leader level in 1983.

4. After receiving my Ph.D. in August 1988, I joined the faculty at The University of Texas at Austin (“UT Austin”). As a faculty member, I have taught numerous courses in semiconductor device fabrication and design, at both the undergraduate and graduate levels. I have supervised 40 students who received a doctoral degree under my guidance. I am currently the Cullen Trust for Higher Education Endowed Professor in Engineering in the Department of Electrical and Computer Engineering at UT Austin.

5. My current research interests include: semiconductor fabrication processes including device isolation and contact formation; semiconductor device characterization and modeling; dielectric processes, characterization and reliability; high-K gate dielectrics and metal gate electrodes in semiconductor devices (“CMOS/MOSFETs”); and alternative transistor channel materials. My research has been partially supported by grants from the National Science Foundation, the Texas Advanced Research Program, the Semiconductor Research Corporation (“SRC”), SEMATECH, Texas Emerging Technology Funds, and others. My research is conducted in our nanofabrication facility with approximately 12,000 sq. ft. of Class 1000/100 clean room space, which is located in the Microelectronics Research Center (“MRC”) at The University of Texas at Austin. The MRC is equipped with state-of-the-art equipment for nanofabrication including a CMP machine, capability for nanoscale lithography, etching, deposition of various materials such as polysilicon, insulator, and metal, silicide layer formation, etc. Characterization tools such as optical microscopes, probe stations, an HP 4155A semiconductor parameter analyzer, curve tracers, stylus profilometer, etc. are available in the laboratory. Device packaging facilities include wire bonding and dicing.

6. I am a named inventor on at least seven U.S. patents pertaining to semiconductor and dielectric technology, which are listed in my CV (Exhibit A).

7. To date, I have authored over 500 journal publications and conference proceeding papers, and have coauthored seven books and book chapters on semiconductor processes and devices. Much of my research and publications since about 1998 focus on the topic of semiconductor devices, semiconductor memory and fabrication processes. I have also been recognized with numerous research awards including the prestigious SRC Inventor Recognition Award from Semiconductor Research Corporation for my work on dielectric technology and characterization.

8. In 2002, I became an IEEE fellow for my contributions to the understanding and development of ultra-thin dielectrics and their application to silicon devices. I was awarded the IEEE Electron Devices Society Distinguished Lecturer from 2004-2016.

9. I have served in various technology consulting and business advisor roles. For example, I have taught short courses on semiconductor devices, memory devices and technologies (e.g., Flash memory devices and CMP processes), at various semiconductor companies and consortiums (e.g., SEMATECH). I have also organized several international conferences and have given lectures at some of the most prestigious conferences and symposia in the field, including the International Symposium on VLSI Technologies, the IEEE Symposia on VLSI Technology, and the IEEE International Electron Devices Meeting.

10. Plaintiff Godo Kaisha IP Bridge 1 (“IP Bridge”) has asserted U.S. Patent Nos. 6,538,324 (“the ’324 patent”), 6,709,950 (“the ’950 patent”), 6,794,677 (“the ’677 patent”), 8,084,796 (“the ’796 patent”), 8,106,431 (“the ’431 patent”), 8,378,401 (“the ’401 patent”) (collectively, the “Asserted Patents”). I have been asked by counsel for Defendant OmniVision Technologies, Inc. (“OmniVision”) to review the ’324 patent and the ’950 patent and to opine on how certain terms in those patents would be understood by a person of ordinary skill in the field

of the asserted patents. I have also been asked to opine on the plain and ordinary meaning of certain terms in the '324 and '950 patents as they would have been understood by a person of ordinary skill in the art at the time of the alleged invention for those patents in light of the specification and patent file history for the respective patents.

11. I am being compensated for the work I have performed on this matter at my standard rate of \$575 per hour. My compensation is not in any way dependent on the outcome of this litigation.

12. In preparing this declaration, I have considered the asserted patents, their prosecution histories, and the attached exhibits.

13. I reserve the right to supplement this declaration to address any further information that I become aware of in the future.

II. Person of Ordinary Skill in the Art

14. I understand that “a person of ordinary skill in the art” is a hypothetical person who is presumed to have known the relevant art at the time of the invention.

15. In my opinion, a person of ordinary skill in the art for the '324 and '950 patents would have a Master's Degree in electrical engineering, applied physics, material science or equivalent and at least two years of industrial or commercial experience in the design, development, and fabrication of semiconductor devices.

III. Background of the Technology

16. The '324 and '950 patents are directed to two types of technology relating to semiconductor devices: (1) barrier structures for semiconductor devices (the '324 patent); and (2) semiconductor devices and processes for manufacturing semiconductor devices for integrated circuits (the '950 patent).

17. The '324 patent discloses “a barrier film preventing diffusion of copper from a copper wiring layer formed on a semiconductor substrate.” '324 patent at Abstract; *see also id.* at 1:22-33, 2:2-6. The diffusion barrier film is “a multi-layered structure of first and second films wherein the first film is composed of crystalline metal containing nitrogen therein, and the second film is composed of amorphous metal nitride.” *Id.* The crystalline film serves to adhere the barrier film to the copper wiring layer and the amorphous metal nitride film serves to prevent diffusion of copper through the barrier film. *See id.* at 6:32-52 (“In the diffusion-barrier film in accordance with the present invention, a copper film makes direct contact with a crystalline metal film containing nitrogen therein, ensuring high adhesion therebetweenIn the diffusion-barrier film in accordance with the present invention, an amorphous metal film containing nitrogen therein lies under a crystalline metal film containing nitrogen therein...That is, by forming a copper wiring layer on the diffusion-barrier film in accordance with the present invention, it is possible to not only ensure high crystallinity and high adhesion of a copper wiring layer, but also to prevent copper diffusion.”). The diffusion barrier film lines the surfaces of recesses or holes formed in an interlayer insulating film, which are then filled with a copper wiring layer. *See id.* at 2:2-6 (“Then, a thin diffusion-barrier film is formed on surfaces of the recess and the through-hole therewith such that the recess and the through-hole *is completely covered at surfaces thereof with the diffusion-barrier film* in order to prevent copper diffusion from uncovered region”) (emphasis added), 14:45-49 (“The first insulating film 12a is formed with via-holes which is filled with a copper wiring layer 44 with *a diffusion-barrier film 17 being sandwiched between an inner surface of each of the via-holes and the copper wiring layer 44*”) (emphasis added); *see also id.* at 2:6-15, 9:26-33, 10:60-64, 11:8-12, 11:26-34, 13:46-50, 14:50-59, 15:9-16. The '324 patent describes how incomplete coverage was a problem with

conventional barrier films at that time. *See id.* at 4:1-31 (“The third problem relates to coverage of a film formed by sputtering...***it would almost impossible to deposit a metal film such that such a recess or hole is completely covered with the metal film***...In accordance with the collimate sputtering, it is possible to deposit a metal film on a bottom of a recess formed at a surface of a substrate, but ***it is not possible to deposit a metal film onto an inner sidewall of the recess.***”) (emphasis added). The ’324 patent describes methods for forming the barrier film along the entire bottom and sidewalls of the insulating film and the copper wiring layer that is formed in the barrier-film-lined hole or recess. *See id.* at 7:13-22 (“The method of fabricating a diffusion-barrier film employs...sputtering where a nitrogen-containing gas has a pressure equal to or greater than 5 Pa,...thus, there can be obtained coverage for ***entirely covering a recess or hole formed at a surface of a substrate, with the diffusion-barrier film.***”) (emphasis added); *see also id.* at 9:26-42, 10:52-11:53, 12:33-49, 13:66-14:11, 16:29-53. The diffusion barrier film is needed along the entire bottom and sidewalls of the copper wiring layer to prevent the copper from diffusing into the insulating film, which can lead to short circuiting with other copper wiring layers in the insulating film, and from diffusing into the semiconductor substrate, which can “induce reduction in carrier lifetime” leading to degraded transistor performance and increased power consumption. *See id.* 1:22-25.

18. The ’950 patent discloses semiconductor devices and processes for manufacturing semiconductor devices for integrated circuits, such as those for preventing the problems resulting from over-etching of isolation regions due to alignment mask shift. *See id.* ’950 Patent 3:4-23 (“...a part of the isolation 2b is included in the connection hole 14 when the exposing area of the resist film 25a is shifted toward the isolation 2b due to the mask alignment shift in the photolithography”), 5:50-54 (“The object of the present invention is improving the

structure of an isolation, so as to prevent the problems caused because the edge of the isolation is trenched in etching for the formation of a connection hole or sidewalls.”). Transistors in a semiconductor device are created through a series of deposition, etching, and doping steps. *See id.* at 12:12-13:40. Transistors in a semiconductor substrate are separated by isolation regions to prevent them from electrically interfering with each other. *See id.* at 7:63-65 (“ In this manner, the function of the trench isolation to isolate each semiconductor element can be prevented from degrading.”). In order to provide an electrical connection to a transistor, a mask must be applied to allow an etching process to remove insulating material over the source or drain region of the transistor. *See id.* at 1:40-47, 2:62-65. If this mask shifts from its intended alignment, the isolation region can be over-etched, which can cause the source or drain contact to extend below the top surface of the semiconductor substrate. *See id.* at 3:4-23. This incorrect source/drain contact placement can result in increased junction leakage current, which increases power consumption, and short circuiting the source or drain contact with the semiconductor substrate, which can cause the circuit to malfunction. *See id.* at 3:4-23, 7:60-65. The ’950 patent implements a raised isolation region, a laminated film composed of two different films with different etching properties, and insulating sidewalls to address the issues related to over-etching due to mask alignment shift. *See id.* at 5:59-64, 7:15-20, 7:55-60, 20:38-61, 23:17-22, 23:56-63.

IV. Analysis of the Barrier Film Patent

a. “multi-layered structure of first and second films”

19. I have examined the ’324 patent and its file history, and in particular the claim term “multi-layered structure of first and second films” in claims 1 and 5. In my opinion, a person of ordinary skill in the art would understand this term to mean “multi-layered structure of first and second films covering the entire bottom and sidewalls of the copper wiring layer”

because a diffusion barrier film cannot prevent the diffusion of copper from a copper wiring layer if it does not completely cover the entire bottom and sidewalls of the copper wiring layer.

20. Copper (Cu) has low resistivity. This means that for wiring having the same dimensions, copper has lower resistance than gold, aluminum, and tungsten. With lower resistance, semiconductor devices using copper interconnects exhibit higher speed than aluminum (Al) interconnects. Copper also has better reliability (*i.e.*, less electro-migration) than aluminum.

| Metal | Bulk Resistivity [$\mu\Omega\cdot\text{cm}$] |
|--------------|----------------------------------------------------------------|
| Ag | 1.63 |
| Cu | 1.67 |
| Au | 2.35 |
| Al | 2.67 |
| W | 5.65 |

21. One problem with copper interconnects is that copper has a high diffusion rate into interlayer insulating films (“dielectrics”), such as those composed of silicon oxide (SiO_2) and semiconductor substrates, such as those composed of silicon. Transistors are generally formed in a semiconductor substrate and additional levels of circuitry, which are separated by interlayer insulating films, are layered over the semiconductor substrate. Copper diffusion into the interlayer insulating films can lead to unintended electrical shorting between neighboring interconnect wires, causing circuit malfunction. Copper diffusion into the semiconductor substrate at the transistor level can “induce reduction in carrier lifetime,” which can degrade transistor performance and increase leakage current and power consumption of the semiconductor device. ’324 patent at 1:22-25.

22. Thus, it is my opinion that the claimed diffusion barrier film in the '324 patent must be present on the entire bottom and sidewalls of the copper wiring layer (*i.e.*, the interface between the interlayer insulating films and the copper wiring layer) to prevent the diffusion of copper into the interlayer insulating films or further down into the semiconductor substrate. If the diffusion barrier film is not present on the entire bottom and sidewalls of the copper wiring layer, *i.e.*, there is a place between the interlayer insulating film and the copper wiring layer where the diffusion barrier film is *not* present, the copper can diffuse through the space not covered by the diffusion barrier film and cause the problems discussed above, such as the degradation of transistor performance and the increase of leakage current and power consumption of the semiconductor device.

23. Incomplete coverage is a problem with the conventional barrier films at the time that the '324 patent was meant to specifically address. *See e.g.* '324 patent at 4:1-31. In view of this problem regarding incomplete coverage, the '324 specification discloses barrier films that cover the entire bottoms and sidewalls of the holes in which the copper wiring layer is deposited (*i.e.* barrier films that cover the bottoms and sidewalls of the copper wiring layer). *See* '324 patent at 2:2-15, 11:11-12, 14:62-65, 14:45-49, 15:9-14. The '324 patent also explains that “[i]n the diffusion-barrier film in accordance with *the present invention, a copper film makes direct contact with a crystalline metal film* containing nitrogen therein, ensuring high adhesion therebetween and high crystallinity of a copper film.” '324 patent at 6:32-36 (emphasis added). The '324 patent discloses a number of techniques, such as increasing the sputtering pressure, controlling the concentration of nitrogen gas, or switching the RF power, for covering the entire bottom and sidewalls of the recesses and holes, which the copper wiring layers occupy, with the claimed diffusion barrier film. *See* '324 patent at 7:13-22 (“The method of fabricating a

diffusion-barrier film employs...sputtering where a nitrogen-containing gas has a pressure equal to or greater than 5 Pa,...thus, there can be obtained coverage for *entirely covering a recess or hole formed at a surface of a substrate, with the diffusion-barrier film.*”) (emphasis added), 12:33-42 (“As mentioned above, when the tantalum target is selected, a crystalline structure, composition and resistivity of a film to be formed by sputtering vary in dependence on both a concentration of nitrogen gas in sputtering gas and RF power. Conversely speaking, this means that it is possible to control characteristics of a film to be formed by sputtering, by controlling both a concentration of nitrogen gas in sputtering gas and RF power. The present invention is based on this discovery”); *see also id.* at 9:26-42, 11:1-34, 12:42-49. In addition, every embodiment illustrated in the patent shows the barrier film covering the entire sidewalls and bottom of the copper wiring layer. *See* ’324 patent at Figs. 4B-4D, 7-8, 23, 25-26, 30-31.

24. It is my opinion that the ’324 patent seeks to provide a solution to the problem of incomplete coverage for diffusion barrier films and that this solution requires the diffusion barrier film to cover the entire bottoms and sidewalls of the holes in which the copper wiring layer is deposited. This diffusion barrier film is comprised of a crystalline metal film, which serves to adhere the barrier film to the copper wiring layer, and an amorphous metal nitride film, which serves to prevent the diffusion of copper beyond the barrier film. *See* ’324 patent at 6:32-52.

25. In the “Summary of the Invention” section of the ’324 patent, the ’324 patent explains that the copper wiring layer must be formed on the diffusion barrier film and that the diffusion barrier film must cover a recess or hole that is subsequently filled with a copper wiring layer. *See* ’324 patent at 6:42-52 (explaining that “by *forming a copper wiring layer on the diffusion-barrier film in accordance with the present invention*, it is possible to not only ensure


high crystallinity and high adhesion of a copper wiring layer, but also to prevent copper diffusion.”) (emphasis added); *see also id.* at 7:39-44 (“Summary of Invention” section explaining that “*a thin copper film is formed on the diffusion-barrier film* in vacuum. As a result, there is obtained a multi-layered structure comprised of the diffusion-barrier film and the copper wiring film without a metal oxide layer being sandwiched therebetween.”) (emphasis added), 6:13-18 (“forming *a diffusion-barrier film to cover the recess or hole* therewith without exposing to atmosphere, the diffusion-barrier film having a multi-layered structure of first and second films, the first film being composed of crystalline metal containing nitrogen therein, the second film being composed of amorphous metal nitride...*forming a copper film on the diffusion-barrier film*”) (emphasis added); *see also id.* at 7:19-22 (“thus, there can be obtained coverage for *entirely covering a recess or hole* formed at a surface of a substrate, *with the diffusion-barrier film.*”) (emphasis added). It is my opinion that such disclosures indicate that the invention claimed in the ’324 patent requires the barrier film to cover the entire bottom and sidewalls of the copper wiring layer and that such coverage is not limited to a preferred embodiment of the ’324 patent, though all of the preferred embodiments in the ’324 patent illustrate a barrier film that covers the entire bottom and sidewalls of the copper wiring layer.

V. Analysis of the Isolation Region Patent (’950 patent)

a. “second sidewalls on a side surface of a step portion”


26. I have examined the ’950 patent’s term “second sidewalls on a side surface of a step portion” in claim 12. In my opinion, a person of ordinary skill in the art would understand this term to mean “second sidewalls substantially covering a side surface of a step portion” in view of the context of the claims, specification, and prosecution history.

27. A purpose of the step sidewall is to provide a gradual decrease in height from the raised isolation region to the top of the semiconductor substrate such that a metal layer (*e.g.*, an “interconnection” for electrically connecting transistors to make an electronic circuit) will not be disconnected when going from the raised isolation region down to the substrate. *See* ’950 patent at 7:15-20 (“...the abrupt level difference between the surfaces of the isolation and the active area can be released by the step sidewall...[t]herefore...an upper interconnection is prevented from being disconnected and increasing in its resistance.”). The step sidewall in the ’950 patent provides a gradual decrease in height from the isolation region to the top of the semiconductor substrate because it is made from an insulating film, which has been deposited conformally over the entire semiconductor substrate, that is anisotropically etched. As shown in the image below, the insulating film follows the contour of the surface it is being deposited over; thus, the height (*i.e.* vertical dimension) of the insulating film adjacent to the step of the isolation region is larger than the height of the insulating film on the planar region (*i.e.*, on the substrate surface and on top of the isolation region).




28. Next, the insulating film is anisotropically etched. “Anisotropically etched” means that the insulating film is etched directionally, *e.g.* it etches in the downward direction. Because the height of the insulating film adjacent to the step of the isolation region is larger than

the height of the insulating film on the planar region, when the insulating film on the planar region is etched away, a “rounded” sidewall remains adjacent to the step that gradually decreases in height from the raised isolation region to the top of the semiconductor substrate, for example, as shown in the image below.




29. A sharp drop (as opposed to a gradual decline) from the top of the isolation region to the top of the semiconductor substrate can cause a disconnect in a metal layer formed over this drop because the thickness of the metal layer during deposition decreases as it crosses an abrupt step, for example, as shown in the image below.



30. This decrease in thickness can lead to high electrical resistance in metal lines and mechanical cracking and failure, *i.e.* a disconnect. On the other hand, if the decrease in height from the top of the isolation region to the top of the semiconductor substrate is more gradual, the

thickness of an overlying metal layer is more uniform during deposition. Thus, the step sidewall needs to substantially cover the step side surface of the isolation region to prevent a sharp drop from the top of the isolation region to the top of the semiconductor substrate, which would increase the resistance of or completely disconnect an overlying metal layer thereby degrading the performance or even causing a malfunction of the semiconductor device.

31. Another purpose of the step sidewalls, as evidenced by the claim language, is to insulate, as they are formed from an “insulating film.” The ’950 patent explains that “the step sidewall disposed at the edge of the trench isolation can prevent the impurity ions from being implanted below the edge of the isolation.” ’950 patent at 7:55-57; *see also id.* at 26:43-49, 27:49-54. In other words, the step sidewall acts as a buffer during the doping of the source and drain (“S/D”) regions of a transistor that prevents the doping ions from being implanted below the isolation region, which could result in increased junction leakage current and power consumption. Ion implantation is a process by which ions of an impurity, such as phosphorus or boron, are accelerated into a semiconductor substrate, thereby changing the properties of the implanted regions (*e.g.*, doping concentration and electrical resistance). It is important to note that the ions are implanted over the entire semiconductor substrate. Thus, to dope a specific localized region, a mask is needed to block the ions from being implanted into certain portions the semiconductor substrate. The mask can be a photoresist, polysilicon, or an insulator, such as a sidewall. For example, as shown in the image below, the sidewalls are used to block the heavily doped n^+ ion implantation from encroaching underneath the gate electrode or isolation region.



32. As discussed above, the isolation region is used to prevent the transistors in a semiconductor device from electrically interfering with each other. In other words, the isolation region serves to minimize any leakage current between transistors through the semiconductor substrate. Lower leakage current means lower power consumption for the semiconductor device. The effectiveness of the isolation region depends on the impurity concentration below the isolation region such that any unintended implantation of doping ions below the isolation region can result in increased junction leakage and power consumption. If the sidewall does not substantially cover the side surface of the isolation region step, impurity ions can be implanted below the isolation region. Thus, the sidewalls need to substantially cover the side surface of a step portion of the isolation region in order to prevent doping ions from being implanted below the isolation region.

33. The '950 patent further explains that "the step sidewall can prevent the silicide layer from being formed at a deep portion" of the isolation region. '950 patent at 7:59-60; *see also id.* at 23:56-63. In other words, when forming silicide over the source/drain ("S/D") region of the transistor, the step sidewall can prevent the silicide from being formed in the boundary

between the silicon substrate and the isolation region, which can effectively prevent a short circuit from occurring between the S/D electrode and the channel stop region. Silicide is a highly conductive layer of compound material composed of silicon and metal. For example, $TiSi_2$ is a titanium-silicon compound called titanium silicide; and likewise, WSi_2 (tungsten silicide) is another common silicide used in semiconductor devices. Silicides are used in semiconductor technology to reduce the resistance of polysilicon lines and dopant regions. They are also used to form a better contact (*i.e.*, lower resistance) between a semiconductor region and a metal layer. A common method of forming a silicide layer in semiconductor devices is by chemical reaction. First, a metal, such as titanium, is deposited over the entire semiconductor substrate. The semiconductor substrate is then annealed at a high temperature, which causes silicide to form wherever the semiconductor and metal are in contact, for example, on the source/drain regions of the transistors. The unreacted metal, such as the titanium on the top of the isolation region, is then selectively etched away. If the sidewall does not substantially cover the side surface of the isolation region, silicide can be formed at the boundary between the isolation region and the semiconductor substrate, which can cause a short circuit from between the source/drain electrode and the semiconductor region under the isolation region, commonly referred to as the “channel stop region.” This short-circuit can cause the semiconductor device to malfunction. Thus, the sidewalls need to substantially cover the side surface of a step portion of the isolation region in order to prevent silicide from forming at the boundary between the isolation region and the semiconductor substrate.

34. Every embodiment in the '950 patent illustrates that etching the insulating film to form sidewalls results in sidewalls covering the entire side surface of either the gate electrode or

step portion of the isolation. *See* '950 patent at Figs. 3(c), 4(a), 5(a), 6(c), 7(a), 9(a), 10(a), 11(a), 12, 13(e), 14(d), 15(c), 16(b), 17, 18(a), 19, 20(e), 21(a)).

35. It is my opinion that a person of ordinary skill in the art would reasonable understand the scope of sidewalls that substantially cover the side surface of a step portion of a boundary between a trench isolation and an active area in light of the specification and prosecution history of the '950 patent.

I declare under penalty of perjury under the laws of the United States of America that the foregoing is true and correct.

Executed at Austin, TX on September 26, 2018.



Jack C. Lee, Ph.D.

Jack C. Lee is a Professor of the Electrical and Computer Engineering Department and holds the Cullen Trust for Higher Education Endowed Professorship in Engineering # 4 at The University of Texas at Austin. He received the B.S. and M.S. degrees in electrical engineering from University of California, Los Angeles, in 1980 and 1981, respectively; and the Ph.D. degree in electrical engineering from University of California, Berkeley, in 1988. From 1979 to 1984, he was a Member of Technical Staff at the TRW Microelectronics Center, CA, in the High-Speed Bipolar Device Program. He worked on bipolar device and circuit design, fabrication and testing. In 1988, he joined the faculty of The University of Texas at Austin. His current research and teaching interests include semiconductor device (i.e. MOSFETs) fabrication processes and packaging, characterization and modeling, dielectric process, characterization and reliability, high-K gate dielectrics and electrode, semiconductor memory applications, and alternative channel materials. Dr. Lee has over 30 years of experience in semiconductor technology and dielectric processing and over 2 years of industrial and commercial experience (1981-1984). Furthermore, he has been consulting with several semiconductor companies. He has published over 550 journal publications and conference proceedings and several patents; and co-authored 6 book and book chapters on semiconductor devices. He has also been recognized with many teaching and research awards including the prestigious SRC Inventor Recognition Award from Semiconductor Research Corporation for his work on dielectric technology and characterization. Dr. Lee is a Fellow of IEEE and has been a Distinguished Lecturer for the IEEE Electron Devices Society.

Professional Experience

Professor, Department of Electrical and Computer Engineering
Cullen Trust For Higher Education Endowed Professorship in Engineering #4
The University of Texas at Austin, September 1996 - present
Associate Professor, Department of Electrical and Computer Engineering
The University of Texas at Austin, September 1992 - August 1996
Assistant Professor, Department of Electrical and Computer Engineering
The University of Texas at Austin, September 1988 - August 1992
Lecturer, EECS Department
University of California at Berkeley, Spring 1988
Member of Technical Staff, Microelectronics Center
TRW, Redondo Beach, CA, June 1979 – August 1984

Education

Ph.D. in Electrical Engineering, University of California at Berkeley,
August 1988
M.S. in Electrical Engineering, University of California at Los Angeles, December 1981
B.S. in Electrical Engineering (with highest honors) UCLA,
June 1980

Selected Awards

IEEE Electron Devices Society Distinguished Lecturer, 2004 - 2016.
Fellow, The Institute of Electrical and Electronic Engineers (IEEE), 2002 “For contributions to the understanding and development of ultra-thin dielectrics and their application to silicon devices”

Gordon Lepley IV Endowed Memorial Teaching Award, ECE Department, The University of Texas at Austin, 2004
Cullen Trust For Higher Education Endowed Professorship in Engineering, 2000-
Dean's Fellow, College of Engineering, The University of Texas at Austin, 1999, 2003
Lockheed Fort-Worth Division Award for Excellence in Engineering Teaching,
College of Engineering, The University of Texas at Austin, 1996
Award of Excellence, Halliburton Foundation, 1993
Departmental Teaching Award, College of Engineering, The University of Texas at Austin,
1993
SRC Inventor Recognition Award, Semiconductor Research Corporation, 1991
Hughes Aircraft Company Endowed Faculty Fellowship in Engineering,
The University of Texas at Austin, 1991- 2000
Outstanding Engineering Teaching by an Assistant Professor, College of Engineering,
The University of Texas at Austin, 1991
Best Paper Award, SEMATECH Centers of Excellence Coordination Meeting, 1990.
Dow Outstanding Young Faculty Award, American Society for Engineering Education, 1990
Engineering Research Initiation Award, Engineering Foundation of the United Engineering
Trustees, 1989
Best Paper Award, IEEE International Reliability Physics Symposium, 1988

Publications

Refereed Journal Publications

1. J. Lee, K. Mayaram and C. Hu, "A Theoretical Study of Gate/Drain Offset in LDD MOSFET's," IEEE Electron Device Letters, vol. EDL-7, no. 3, p. 152 - 154, March 1986.
2. J. Lee, I-C Chen and C. Hu, "Comparison Between CVD and Thermal Oxide Dielectric Integrity," IEEE Electron Device Letters, vol. EDL-7, no. 9, p. 506 - 509, September 1986.
3. K. Mayaram, J. Lee and C. Hu, "A Model for the Electric Field in Lightly Doped Drain Structures," IEEE Transactions on Electron Devices, vol. ED-34, no.7, p. 1509 - 1518, July 1987.
4. J. Lee and C. Hu, "Polarity Asymmetry of Oxides Grown on Polycrystalline Silicon," IEEE Transactions on Electron Devices, vol. ED-35, no. 7, p. 1063 - 1070, July 1988.
5. J. Lee, C. Hegarty and C. Hu, "Electrical Characteristics of MOSFET's Using Low-Pressure Chemical Vapor Deposited Oxide," IEEE Electron Device Letters, vol. EDL-9, no. 7, p. 324 - 327, July 1988.
6. J. Lee, I-C Chen and C. Hu, "Modeling and Characterization of Gate Oxide Reliability," Special Issue of IEEE Transactions on Electron Devices on Reliability, Vol. ED-35, no. 12, p. 2268 - 2278, December 1988.

7. H. Hwang, W. Ting, D. L. Kwong, J. Lee, L. Buhrow and R. Bowling, "Electrical Characteristics of Reoxidized-nitrided CVD Oxide," Applied Physics Letters, 55(8), p. 755 - 756, 21 August, 1989.
8. R. Moazzami, J. Lee and C. Hu, "Temperature Acceleration of Time-Dependent Dielectric Breakdown," Special issue of IEEE Transactions on Electron Devices on Vacuum Microelectronic Devices, vol. ED-36, no. 11, p. 2462 - 2465, November 1989.
9. H. Hwang, W. Ting, D.L. Kwong, J. Lee, L. Buhrow and R.A. Bowling, "Effects of Dynamic Stressing on Nitrided and Reoxidized-Nitrided Chemical Vapor Deposited Gate Oxides," IEEE Electron Device Letters, vol. EDL-10, no. 12, p. 568 - 570, December 1989.
10. J. Lin, S. Banerjee, J. Lee, and C. Teng, "Soft Breakdown in Titanium-Silicided Shallow Source/Drain Junction," IEEE Electron Device Letters, vol. EDL-11, no. 5, p. 191 - 193, May 1990.
11. K. Park, S. Batra, J. Lin, S. Yoganathan, J. Lee, S. Banerjee, S. Sun, J. Yeargain, and G. Lux, "Anomalous Capacitance-Voltage Behavior Due to Dopant Segregation and Carrier Trapping in Arsenic-Implanted Polysilicon and Polycide Gates," Applied Physics Letters, vol. 56, no. 23, p.2325 - 2327, June 4, 1990.
12. J. Lin, S. Banerjee, J. Lee, and C. Teng, "Anomalous Current-Voltage Behavior in Titanium-Silicided Source/Drain Junctions," Journal of Applied Physics, vol. 68, no. 3, p. 1082 - 1087, August 1, 1990.
13. H. Hwang, W. Ting, B. Maiti, D.L. Kwong and J. Lee, "Electrical Characteristics of Ultrathin Gate Dielectrics Prepared by Rapid Thermal Oxidation of Si in N₂O," Applied Physics Letters, vol. 57, no. 10, p. 1010 - 1011, Sept. 3, 1990.
14. S. Batra, K. Park, J. Lin, S. Yoganathan, J. Lee, S. Banerjee, S. Sun, J. Yeargain and G. Lux "Effects of Dopant Redistribution, Segregation and Carrier Trapping in As-Implanted MOS Gates," IEEE Transactions on Electron Devices, vol. 37, no. 11, p. 2322 - 2330, October, 1990.
15. S. Bhattacharya, S. Banerjee, J. Lee, A. Tasch and A. Chatterjee, "The Impact of Trench Isolation on Latch-up Immunity in Bulk, Non-epitaxial CMOS," IEEE Electron Device Letters, vol. EDL-12, no. 2, p. 77 - 79, February, 1991.
16. W. Ting, H. Hwang, J. Lee and D. L. Kwong, "Composition and Growth Kinetics of Ultrathin SiO₂ Films Formed by Oxidizing Si Substrate in N₂O," Applied Physics Letters, vol. 57, p. 2808 - 2810, 1990.

17. W. Ting, P.C. Li, G. Q. Lo, J. Lee and D.L. Kwong, "Metal-Oxide Semiconductor Characteristics of Rapid Thermal Processed Chemical Vapor Deposited SiO₂ Gate Dielectrics," *Solid State Electronics*, vol. 34, no. 4, p 385 - 388, 1991.
18. W. Ting, H. Hwang, J. Lee and D.L. Kwong, "Growth Kinetics of Ultrathin SiO₂ Films Prepared by Rapid Thermal Oxidation of Si Substrates in N₂O," *Journal of Applied Physics*, vol. 70, no. 2, p. 1072 - 1074, July 15, 1991.
19. J. Lin, K. Park, S. Batra, S. Banerjee, J. Lee and G. Lux, "Enhancement of Boron Diffusion Through Gate Oxides in MOS Devices During Rapid Thermal Silicidation," *Applied Physics Letters*, vol. 58, no. 19, p. 2123 - 2125, May 1991.
20. H. Hwang, W. Ting, D. L. Kwong and J. Lee, "A Physical Model for Boron Penetration Through Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in N₂O," *Applied Physics Letters*, vol. 59, no. 13, p. 1581 - 1582, September 23, 1991.
21. H. Hwang, W. Ting, D. L. Kwong and J. Lee, "Improved Reliability Characteristics of Submicron nMOSFET's with Oxynitride Gate Dielectrics Prepared by Rapid Thermal Oxidation in N₂O," *IEEE Electron Device Letters*, vol. 12, no.9, p.495-497, September 1991.
22. J. Carrano, C. Sudhama, V. Chikarmane, J. Lee, A. Tasch, W. Shepherd and N. Abt, "Electrical and Reliability Properties of PZT Thin Films for ULSI DRAM Applications," *IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control*, vol. 38, no. 6, p. 690 - 703, November 1991.
23. V. Chikarmane, C. Sudhama, J. Kim, J. Lee, A. Tasch and S. Novak, "Comparative Study of The Perovskite Phase Microstructure Evolution and Electrical Properties of PZT Thin Film Capacitors Annealed in Oxygen and Nitrogen Ambients," *Applied Physics Letters*, vol. 59, no. 22, p. 2850 - 2852, Nov. 25, 1991.
24. M. Hao and J. Lee, "Electrical Characteristics of Oxynitrides Grown on Textured Single-Crystal Silicon," *Applied Physics Letters*, vol. 60, no. 4, p. 445 - 447, January 27, 1992 .
25. S. Bhattacharya, S. Banerjee, J. Lee, A. Tasch and A. Chatterjee, "Parametric Study of Latchup-Immunity of Deep Trench-Isolated, Bulk, Non-epitaxial CMOS," *IEEE Trans. Elec. Dev.*, vol. 39, no. 4, p. 921 - 931, April 1992.
26. V. Chikarmane, J. Kim, C. Sudhama, J. Lee and A. Tasch, "Annealing of Lead Zirconate Titanate (65/35) Thin Films for Storage Dielectric Applications: Phase Transformations and Electrical Characteristics," *Journal of Electronic Materials*, vol. 21, no. 5, p. 503 - 512, May 1992.

27. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "Effects of Post-Deposition Annealing Ambient on the Electrical Characteristics and Phase Transformation Kinetics of Sputtered Lead Zirconate titanate (65/35) Thin Film Capacitors," *Journal of Vacuum Science and Technology*, vol. 10, no. 4, p. 1562 - 1568, July 1992.
28. V.K. Mathews, R. L. Maddox, P.C. Fazan, J. Rosato, H. Hwang and J. Lee, "Degradation of Junction Leakage in Devices Subjected to Gate Oxidation in Nitrous Oxide," *IEEE Electron Device Letters*, vol. 13, no. 12, p. 648 - 650, Dec. 1992.
29. B. Maiti, M. Hao, I. Lee and J. Lee, "Improved Ultrathin Oxynitride Formed by Thermal Nitridation and Low Pressure Chemical Vapor Deposition Process," *Applied Physics Letters*, vol. 61, p. 1790 - 1792, 1992.
30. B. Maiti and J. Lee, "Low-Pressure Chemical Vapor Deposited Silicon-Rich Oxides for Non-volatile Memory Applications," *IEEE Electron Device Letters*, vol. 13, no. 12, p. 624 - 626, Dec. 1992.
31. H. Hwang, M. Y. Hao, J. Lee, V. Mathews, P. Fazan and C. Dennison, "Furnace N₂O Oxidation Process for Submicron MOSFET Device Applications," *Solid-State Electronics*, vol. 36, p. 749 - 751, 1993.
32. H. Hwang, J. Lee, P. Fazan and C. Dennison, "Hot-Carrier Reliability Characteristics of Narrow Width MOSFETs," *Solid-State Electronics*, Vol. 36, No. 4, p. 665 - 666, 1993.
33. B. Maiti and J. Lee, "A New Low-Thermal Budget Process for Ultrathin Oxynitride Dielectrics," *Journal of Electronic Materials*, 1992.
34. J. Lin, W. Chen, S. Banerjee and J. Lee, "Cobalt Disilicide as a Dopant Diffusion Source for Polysilicon Gates in MOS Devices," *Journal of Electronic Materials*, vol. 22, p. 667 - 673, 1993.
35. W. Chen, J. Lin, S. Banerjee and J. Lee, "Thermal Stability and Dopant Drive-Out Characteristics of CoSi₂ Polycide Gates," *Journal of Applied Physics*, vol. 73, p. 4712 - 4714, May 1993.
36. J. Lee, V. Chikarmane, C. Sudhama, and J. Kim, "Sputtered PZT Thin Films for Memory Applications," *Journal of Integrated Ferroelectrics*, vol. 3, 1993.
37. C. Sudhama, J. Kim, J. Lee, W. Shepherd and E. Meyer, "The Effects of Lanthanum Doping on the Electrical Properties of Sol-Gel Derived Ferroelectric Lead Zirconate Titanate (PZT) for ULSI DRAM Applications," *Journal of Vacuum Science and Technology*, p. 1302 - 1309, July / Aug 1993.

38. M. Y. Hao, H. Hwang and J. Lee, "Silicon-Implanted SiO₂ for Non-volatile Memory Applications," *Solid-State Electronics*, vol. 36, p. 1321 - 1324, 1993.
39. M. Y. Hao, H. Hwang and J. Lee, "Memory Effects of Silicon-Implanted Oxides for EEPROM Applications," *Applied Physics Letters*, vol. 62, No. 13, p. 1530 - 1532, March 1993.
40. S. Batra, K. Picone, K. Park, S. Bhattacharya, S. Banerjee, J. Lee, M. Manning and C. Dennison, "Study of Lateral Non-Uniformity as a Function of Junction Depth in Ultra-Shallow Junctions and Its Effects on Leakage Behavior in As-Deposited Polycrystalline Si and Amorphous Si Diodes," *Solid-State Electronics* vol. 36, no. 7, p. 955 - 960, 1993.
41. J. Lee, C. Sudhama, J. Kim and R. Khamankar, (Invited Paper) "High Dielectric Constant Ferroelectric Thin Films for DRAM Applications", *Extended Abstracts of International Conf. on Solid State Devices and Materials*, p. 850 - 852, 1993.
42. W. M. Chen, S. K. Banerjee, and J. C. Lee," Degradation mechanism and improvement of thermal stability of CoSi₂/polycrystalline Si layers," *Applied Physics Letters*, vol. 64, no. 12, p. 1505 - 1507, 1994.
43. W. M. Chen, J. Lin, S. K. Banerjee, and J. C. Lee," Simultaneous Shallow-Junction Formation and Gate Doping p-channel Metal-Semiconductor-Oxide Field-Effect Transistor Process Using Cobalt Silicide as a Diffusion/Doping Source," *Applied Physics Letters*, vol. 64, no. 3, p. 345 - 347, 1994.
44. M. Y. Hao, B. Maiti, and J. Lee," Novel Process for Reliable Ultrathin Tunnel Dielectrics," *Appl. Phys. Lett.*, vol. 64, p. 2102 - 2104, April 1994.
45. B. Jiang, C. Sudhama, R. Khamankar, J. Kim and J. Lee, "Effects of Nonlinear Storage Capacitor on DRAM READ/WRITE," *IEEE Electron Device Letters*, vol. 15, no. 4, p.126 - 128, April 1994.
46. J. Kim, C. Sudhama, R. Khamankar, B. Jiang, J. Lee, P. Maniar, R. Moazzami, R. Jones and C. J. Mogab, "La Doped PZT Thin Films for Gigabit DRAM Technology," 1994 Symposium on VLSI Tech. Digest, p. 151 - 152, 1994.
47. M. Y. Hao, K. Lai, W. M. Chen, and J. Lee, " Surface Cleaning Effect on Dielectric Integrity for Ultrathin Oxynitrides Grown in N₂O," *Applied Physics Letters*, vol. 65, no. 9, p. 1133 - 1135, August 1994.
48. K. Lai, M. Y. Hao, C. Y. Hu, W. M. Chen, and J. Lee, " Effects of Surface Preparation on the Electrical and Reliability Properties of Ultrathin Thermal Oxide," *IEEE Electron Device Letters*, vol. ED-15, no. 11, p. 446 - 448, November, 1994.

49. M. Y. Hao, W. M. Chen, K. Lai, M. Gardner, J. Fulford, and J. Lee, "Correlation of Dielectric Breakdown with Hole Transport for Ultrathin Thermal Oxides and N₂O Oxynitrides," *Applied Physics Letters*, vol. 66, no. 9, p. 1126 - 1128, February 27, 1995.
50. R. Khamankar, J. Kim, C. Sudhama, B. Jiang, and J. Lee, "Effects of Electrical Stress Parameters on Polarization Loss in Ferroelectric PZT Thin Film Capacitors," *Electron Device Letter*, p. 130 - 132, April 1995.
51. J. Lee, B. Jiang, R. Khamankar, and J. Kim, "Nonlinearity of Ferroelectric Capacitors on DRAM R/W Operations," *Integrated Ferroelectrics*, p. 319 - 328, 1995.
52. W. M. Chen, M. Y. Hao, K. Lai, M. Gardner, J. Fulford, and J. Lee, "'Turn-around' Effects of Stress-Induced Leakage Current of Ultrathin N₂O-Annealed Oxides," *Applied Physics Letters*, vol. 67, No. 5, p. 1 - 3, July 1995.
53. Kafai Lai, Wei-Ming Chen, Ming-Yin Hao, Mark Gardner, Jim Fulford, Jack C. Lee, "'Turn-around' effects of stress-induced leakage current of ultrathin N₂O-annealed oxides", *Applied Physics Letters*, vol. 67, no. 5, p. 673-5, Jul. 31, 1995.
54. Kafai Lai, Kiran Kumar, Anthony I. Chou, and Jack C. Lee, "Plasma damage and photo-annealing effects of thin gate oxides and oxynitrides during O₂ plasma exposure", *IEEE Elec. Dev. Lett.*, vol. 17, no. 3, p. 82, Mar. 1996.
55. Anthony I. Chou, Kafai Lai, Kiran Kumar, Mark Gardner, Jim Fulford, and Jack C. Lee, "Optimization of gate dopant concentration and microstructure for improved electrical and reliability characteristics of ultrathin oxides and N₂O-oxynitrides", *Applied Physics Letters*, vol. 69, no. 7, p. 934, Aug. 12, 1996.
56. C. Lin, A. Chou, K. Kumar, P. Chowdhury, and J. C. Lee, "Effect of BF₂ implantation on ultra-thin gate oxide reliability" *Appl. Phys. Lett.*, vol. 69, no. 11, p1591, Sep. 1996.
57. C. Lin, A. Chou, K. Kumar, P. Chowdhury, and J. C. Lee, "Reliability of gate oxide grown on nitrogen-implanted Si substrate" *Appl. Phys. Lett.* Vol. 69, No. 24, 9 Dec. 1996.
58. K. Kumar, A. Chou, C. Lin, P. Choudhury, and J. C. Lee, "Optimization of sub 3 nm gate dielectrics grown by rapid thermal oxidation in a nitric oxide ambient", *Appl. Phys. Lett.* 70 (3), 20 January 1997.
59. Prasenjit Chowdhury, Anthony I. Chou, Kiran Kumar, Chuan Lin and Jack C. Lee, "Improvement of Ultra-Thin Gate Oxide and Oxynitride Integrity Using Fluorine Implantation Techniques," *Applied Physics Letters* 70 (1), January 6, 1997.

60. A. Chou, K. Lai, K. Kumar, P. Chowdhury and J. Lee, "Modeling of Stress-Induced Leakage Current in Ultra-Thin Oxide with the Trap Assisted Tunneling Mechanism," *Applied Physics Letters*, vol. 70, no. 25, Pg. 3407, June 23, 1997.
61. Byoung Hun Lee, Yongjoo Jeon, Keith Zawadzki, Wen-Jie Qi and Jack C. Lee, "Effect of interfacial layer growth on the electrical characteristics of thin titanium oxide films on silicon", *Appl. Phys. Lett.* Vol. 74, p. 3143, 1999.
62. Tung-Sheng Chen, Venkatasubramani Balu, Shylaja Katakam, Jian-Hung Lee and Jack C. Lee, "Effects of Ir Electrodes on BST Thin Film Capacitors for High-Density Memory Application" *IEEE Transactions on Electron Devices* vol. 46, no. 12, p. 2304, Dec. 1999.
63. Jian-Hung Lee, Razak Mohammedali, Venkatasubramani Balu, Jeong Hee Han, Sundar Gopalan, Chun-Hui Wong and Jack C. Lee "The Niobium Doping Effects on Resistance Degradation of Strontium Titanate Thin Film Capacitors", *Applied Physics Letters*, vol. 75, no. 10, p. 1455, September 6, 1999.
64. Sundar Gopalan, Chun-Hui Wong, Venkatasubramani Balu, Jian-Hung Lee, Jeong Hee Han, Razak Mohammedali, and Jack C. Lee, "Effects of Nb Doping on the Microstructure and Electrical Properties of Strontium Titanates Thin Films for Semiconductor Memory Applications", *Applied Physics Letters*, vol. 75, no. 14, p. 2123, October 4, 1999.
65. T. Ngai, W. Qi, R. Sharma, J. Fretwell, X. Chen, J. Lee and S. Banerjee, "Electrical Properties of ZrO₂ Gate Dielectric on SiGe," *Applied Physics Letters*, vol. 76, no. 4, p. 502, January 24, 2000.
66. Laegu Kang, Byoung Hun Lee, Wen-Jie Qi, Yongjoo Jeon, Renee Nieh, Sundar Gopalan, Katsunori Onishi, and Jack C. Lee," Electrical Characteristics of Highly Reliable Ultra-Thin Hafnium Oxide Gate Dielectric," *IEEE Electron Dev. Lett.*, vol. 21, 4, p.181, 2000.
67. Byoung Hun Lee, Laegu Kang, Renee Nieh, Wen-Jie Qi, and Jack C. Lee, "Thermal stability and electrical characteristics of Hafnium oxide gate dielectric reoxidized with rapid thermal annealing", *Appl. Phys. Lett.*, 76, p.1926, 2000.
68. A. Lucas, S. Gopalan, J. Lee, S. Kaushal, R. Niino and Y. Tada, "Ultrathin Gate Oxynitrides Grown Using Fast Ramp Vertical Furnace for Sub-130 Nanometer Technology," *Electrochemical and Solid-State Letters*, vol. 3, no. 8, p. 389-391, August 2000.
69. Wen-Jie Qi, Renee Nieh, Easwar Dharmarajan, Byoung Hun Lee, Yongjoo Jeon, Laegu Kang, Katsunori Onishi, and Jack C. Lee, "Ultrathin zirconium silicate film with good thermal stability for alternative gate dielectric applications", *Appl. Phys. Lett.*, vol. 77, no.11, p. 1704-1706, Sept. 2000.

70. Wen-Jie Qi, Renee Nieh, Byoung Hun Lee, Laegu Kang, Yongjoo Jeon, Aaron Lucas, and Jack C. Lee, "Electrical and reliability characteristics of ZrO₂ deposited directly on Si for gate dielectric application", *Appl. Phys. Lett.*, vol. 77, no. 20, p.3269, 2000.
71. T. Ngai, W.J. Qi, R. Sharma, J.L. Fretwell, X. Chen, J.C. Lee, and S.K. Banerjee, "Transconductance Improvement in Surface-Channel SiGe pMOSFETs using ZrO₂ Gate Dielectric," *Applied Physics Letters*, May 14, 2001.
72. P.D. Kirsch, C. S. Kang, J. Lozano, J. C. Lee, J. G. Eckerdt, "Electrical and spectroscopic comparison of HfO₂/Si interfaces on nitrated and un-nitrated Si (100)," *Journal of Applied Physics*, Volume 91, Number 7, pp. 1 – 11, 1 April 2002.
73. H. Cho, C. Kang, K. Onishi, S. Gopalan, R. Nieh, R. Choi, S. Krishnan and Jack Lee, "Structural and Electrical Properties of HfO₂ with Top Nitrogen Incorporated Layer," *IEEE Electron Device Letters*, vol. 23, no. 5, p. 249, May 2002.
74. S. Gopalan, K. Onishi, R. Nieh, C. Kang, R. Choi, J. Cho, S. Krishnan, and J. Lee, "Electrical and Physical Characteristics of Ultrathin Hafnium Silicate Films with Polycrystalline Silicon and TaN Gates," *Applied Physics Letters*, vol. 80, no. 23, p. 4416, June 10, 2002.
75. R. Nieh, R. Choi, S. Gopalan, K. Onishi, C. Kang, H. Cho, S. Krishnan and J. Lee, "Evaluation of Silicon Surface Nitridation Effects on Ultra-thin ZrO₂ Gate Dielectrics," *Applied Physics Letters*, vol. 81, no. 9, p. 1663, August 26, 2002.
76. Chang Seok Kang, Hag-Ju Cho, Katsunori Onishi, Renee Nieh, Rino Choi, Sundar Gopalan, Sid Krishnan, Jeong H. Han, and Jack C. Lee, "Bonding states and electrical properties of ultrathin HfO_xN_y gate dielectrics", *Appl. Phys. Lett.* 81, p2593, September 30, 2002.
77. Chang Seok Kang, Katsunori Onishi, Laegu Kang, and Jack C. Lee, "Effects of Hf contamination on the properties of silicon oxide metal--oxide--semiconductor devices", *Appl. Phys. Lett.* 81, p5018, December 23, 2002.
78. Y. Kim, K. Onishi, C. Kang, H. Cho, R. Nieh, S. Gopalan, R. Choi, J. Han, S. Krishnan, and J. Lee, "Area Dependence of TDDB Characteristics for HfO₂ Gate Dielectrics," *IEEE Electron Devices Letters*, vol. 23, no. 10, p. 594, October 2002.
79. Y. Fan, R. Nieh, J. Lee, G. Lucovsky, G. Brown, F. Register and S. Banerjee, "Voltage and Temperature Dependent Gate Capacitance and Current Model: Application to ZrO₂ n-channel MOS Capacitor," *IEEE Tran. Electron Devices*, vol. 49, no. 11, p. 1969, November 2002.

80. S. Mudanai, F. Li, S. Samavedam, R. Tobin, C. Kang, R. Nieh, L. Register, J. Lee, and S. Banerjee, "Interfacial Defect States in HfO₂ and ZrO₂ nMOS Capacitor," IEEE Electron Devices Letters, vol. 23, no. 12, p. 728, December 2002.
81. Y.H. Kim, K. Onishi, C. Kang, H. Cho, R. Choi, S. Krishnan, M. Akbar and J. Lee, "Thickness Dependence of Weibull Slopes of HfO₂ Gate Dielectrics," IEEE Electron Devices Letters, vol. 24, no. 1, p. 40, January 2003.
82. Z. Shi, D. Onsongo, K. Onishi, J. Lee, and S. Banerjee, "Mobility Enhancement in Surface Channel SiGe PMOSFETs With HfO₂ Gate Dielectrics," IEEE Electron Device Letter, vol. 24, no. 1, p. 34, January 2003.
83. K. Onishi, C. Kang, R. Choi, H. Cho, S. Gopalan, R. Nieh, S. Krishnan and J. Lee, "Improvement of Surface Carrier Mobility of HfO₂ MOSFET's by High-Temperature Forming Gas Annealing," IEEE Trans. On Electron Devices, vol. 50, no. 2, p. 384 – 390, February 2003.
84. R. Nieh, C. Kang, H. Cho, K. Onishi, R. Choi, S. Krishnan, J. Han, Y. Kim, A. Shahriar and J. Lee, "Electrical Characterization and Material Evaluation of Nitrogen Incorporated ZrO₂ (ZrO_xN_y) Gate Dielectric in TaN-gated NMOSFET's with High Temperature Forming Gas Annealing," IEEE Trans. On Electron Devices, vol. 50, no. 2, p. 333 – 340, February 2003.
85. Rino Choi, Katsunori Onishi, Chang Seok Kang, Hag-Ju Cho, Y.H. Kim, Siddharth Krishnan, M. S. Akbar and Jack C. Lee, " Effects of Deuterium Anneal on MOSFETs with HfO₂ Gate Dielectrics," IEEE Electron Device Letter, vol. 24, no. 3, p. 144, March 2003.
86. Katsunori Onishi, Chang Seok Kang, Rino Choi, Hag-Ju Cho, Young Hee Kim, Siddharth Krishnan, Mohammad Akbar, and Jack C. Lee, "Performance of polysilicon gate HfO₂ MOSFET's on (100) and (111) silicon substrates," IEEE Electron Device Letter, vol. 24, no. 4, p. 254, April 2003.
87. M.S. Akbar, S. Gopalan, H.-J. Cho, K. Onishi, R. Choi, C.S. Kang, Y.H. Kim, J. Han, S. Krishnan, and J. C. Lee, "High Performance TaN/HfSiON/Si MOSCAP and MOSFET Prepared by Low Thermal Budget NH₃ Post-Deposition Anneal," Applied Physics Letters, vol. 82, no.11, pp.1757, March 17 2003
88. K. Onishi, R. Choi, C. Kang, H. Cho, Y. Kim, R. Nieh, J. Han, S. Krishnan, M. Akbar, and J. Lee, "Bias-temperature Instabilities of Polysilicon Gate HfO₂ MOSFET's." IEEE Trans. On Electron Devices, vol. 50, no. 6, p. 1517, June 2003.
89. Chang Seok Kang, H.-J. Cho, R. Choi, K. Onishi, Y.H. Kim, M. S. Akbar, and J. C. Lee, "Characterization of resistivity and work function of sputtered-TaN film for gate electrode applications", Journal of Vacuum Science and Technology, vol. 21, issue #5, p. 2026, September/October 2003.

90. Y. H. Kim, and J. C. Lee, "Reliability Characteristics of high-k dielectrics" invited paper in the Microelectronics Reliability Journal, Volume 44, Issue 2, Pages 183-193, Feb. 2004.
91. Chang Seok Kang, Hag-Ju Cho, Rino Choi, Young-Hee Kim, Chang Yong Kang, Se Jong Rhee, Changhwan Choi, Mohammad Shahariar Akbar, and Jack C. Lee "The Electrical and Material Characterization of Hafnium Oxynitride Gate Dielectrics with TaN-Gate Electrode" IEEE Transactions on Electron Devices, Vol. 51, No. 2, P220-227, FEBRUARY 2004.
92. C.Y. Kang, Hag-Ju Cho, Rino Choi, Chang Seok Kang, Young Hee Kim, Se Jong Rhee, Chang Hwan Choi, Shahriar M. Akbar, and Jack C. Lee, "Effects of dielectric structure of HfO₂ on carrier generation rate in Si substrate and channel mobility", App Phy. Lett., vol 84, 12, pp. 2148-2150, 2004.
93. R. Jha, J. Gurganos, Y. H. Kim, R. Choi, J. Lee and V. Misra, "A Capacitance Based Methodology for Extracting Workfunction of Metal Electrodes on High-K Dielectrics," IEEE Electron Device Letters, vol. 25, no. 6, p. 420, June 2004.
94. Rino Choi, Chang Seok Kang, Hag-Ju Cho, Young-Hee Kim, Mohammad S. Akbar, and Jack C. Lee "Effects of high temperature forming gas anneal on the characteristics of MOSFET with HfO₂ gate stacks," Applied Physics Letter, Vol. 84, Issue 24, p4839-4841, June 14, 2004.
95. S. J. Rhee, C. Y. Kang, C. S. Kang, R. Choi, C. Choi, M. Akbar and J. Lee, ""Effect of Varying Interfacial Oxide and High-k Layer Thicknesses for HfO₂ Metal Oxide Semiconductor Field Effect Transistor" Applied Physics Letter, Vol. 85, p1286, 2004.
96. C.M. Osburn, S.A. Campbell, E. Eisenbraun, E. Garfunkel, T. Gustafson, A. Kingon, D.-L. Kwong, J. Lee, G. Lucovsky, T.P. Ma, J.P. Maria, V. Misra, G. Parsons, D. Schlom, and S. Stemmer, "Materials and Processes for High k Gate Stack", Semiconductor Fabtech Magazine, 2004.
97. Se Jong Rhee, Chang Yong Kang, Chang Seok Kang, Chang Hwan Choi, Rino Choi, Mohammad S. Akbar, and Jack C. Lee, "Threshold Voltage Instability Characteristics under Positive Dynamic Stress in Ultra Thin HfO₂ Metal Oxide Semiconductor Field Effect Transistors," Applied Physics Letters, vol. 85, no. 15, p. 3184, October 2004.
98. M. S Akbar, H. -J. Cho, R. Choi, C. S. Kang, C.Y. Kang, C. H. Choi, S. J. Rhee, Y. H. Kim and Jack C. Lee "Optimized NH₃ Annealing Process for High Quality HfSiON Gate Oxide", in IEEE Electron Device Letters, vol. 25 (7), pp. 465-467, 2004.
99. Akbar, M.S.; Moumen, N.; Barnett, J.; Lee, B.-H.; Lee, J.C, "Mobility Improvement after HCl Post-Deposition Cleaning of High-k Dielectric A Potential Issue in Wet

- Etching of Dual Metal Gate Process Technology," IEEE Electron Devices Letters, vol. 26, no. 3, p. 163, March 2005.
100. Rino Choi, Se Jong Rhee, Jack C. Lee, Byoung Hun Lee, Gennadi Bersuker, "Charge trapping and detrapping characteristics in high-k gate dielectric under static and dynamic stress," Electron Dev. Lett. vol 26 (3), p197, 2005.
 101. M. S. Akbar, Naim Moumen, Joel Barnett, Johnny Sim and Jack C. Lee, "Effect of NH₃ surface nitridation temperature on mobility of ultrathin atomic layer deposited HfO₂", Appl. Phys. Lett. 86 (2005).
 102. C. H. Choi, C.S. Kang, C.Y. Kang, S.J. Rhee, M.S. Akbar, S.A. Krishnan, M. Zhang, and Jack C. Lee, "Positive Bias Temperature Instability Effects of Hf-Based nMOFETs with Various Nitrogen and Silicon Profiles", IEEE Electron Device Letter (EDL), Vol., 26, No.1, p32, 2005.
 103. Akbar, M.S.; Choi, C.H.; Rhee, S.J.; Krishnan, S.A.; Kang, C.Y.; Zhang, M.H.; Lee, T.; Ok, I.J.; Zhu, F.; Kim, H.-S.; Lee, J.C., "Electrical Performance and Reliability Improvement by Using Compositionally Varying Bi-Layer Structure of PVD HfSixOy Dielectric," IEEE Electron Devices Letters, vol. 26, no. 3, p. 166, March 2005.
 104. Chang Yong Kang, Pat Lysaght, Rino Choi, Byoung Hun Lee, Chang Seok Kang, Se Jong Rhee, Chang Hwan Choi, Shahriar M. Akbar and Jack C. Lee, "Nickel-Silicide Phase Effects on Flatband Voltage Shift and Equivalent Oxide Thickness Decrease of Hafnium Silicon Oxynitride Metal Silicon Oxide Capacitors," Applied Physics Letter, vol. 86, article no. 222906, 2005.
 105. Chang Yong Kang, Se Jong Rhee, Chang Hwan Choi, Chang Seok Kang, Rino Choi, Mohammad S. Akbar, Manhong Zang, Siddarth A. Krishnan and Jack C. Lee, "Effects of Nitrogen-Incorporated Interface Layer on the Transient Characteristics of Hafnium Oxide n-Metal Oxide Semiconductor Field Effect Transistors," Applied Physics Letter, vol. 86, article no. 1236506, 2005.
 106. Chang Yong Kang, Se Jong Rhee, Chang Hwan Choi, Shariar M. Abkar, Manhong Zhang, Taekhwi Lee, Injo Ok and Jack C. Lee, "Effects of Tantalum Penetration through Hafnium Oxide Layer on Carrier Generation Rate in Silicon Substrate and Carrier Mobility Degradation," Applied Physics Letter, vol. 86, article no. 012901, 2005.
 107. Changhwan Choi, Chang Yong Kang, Se Jong Rhee, Mohammad Shahriar Abkar, Siddarth A. Krishna, Manhong Zhang, Hyungseob Kim, Tackhwi Lee, Feng Zhu, Injo Ok, and Jack C. Lee, "Aggressively Scaled Ultra-Thin Undoped HfO₂ Gate Dielectric (EOT < 0.7nm) with TaN Gate Electrode Using Engineered Interface Layer", IEEE Electron Device Letter (EDL), Vol., 26, No.7, p454, 2005.

108. Changhwan Choi, C.S. Kang, C.Y. Kang, S.J.Rhee, M.S. Akbar, S.A. Krishnan, M. Zhang, and Jack C. Lee, "Positive Bias Temperature Instability Effects of Hf-Based nMOSFETs with Various Nitrogen and Silicon Profiles", IEEE Electron Device Letter (EDL), Vol., 26, No.1, p32, 2005.
109. Mohammad S. Akbar, Naim Moumen, Joel Barnett, Byoung Hun Lee, and Jack C. Lee, "Improvement in Bias Instabilities of MOCVD Hf-silicate by dilute HCl (500:1) Post-Deposition Rinsing and its effect after High Pressure H₂ Anneal", in Appl. Phys. Lett. 87, 252903 (2005).
110. Chang Yong Kang, Pat Lysaght, Rino Choi, Byoung Hun Lee, Se Jong Rhee, Chang Hwan Choi, M. S. Akbar, and Jack C. Lee, "Nickel-silicide phase effects on flatband voltage shift and equivalent oxide thickness decrease of hafnium silicon oxynitride metal-silicon-oxide capacitors", Appl. Phys. Lett. 86, 222906 (2005).
111. M. S. Akbar, Naim Moumen, Jeff Peterson, Joel Barnett, Muhammad Hussain and Jack C Lee, "Effect of Precursor Pulse Time on Charge Trapping and Mobility of ALD HfO₂", Electrochemical Society, 2005.
112. M. H. Zhang, S. J. Rhee, C. Y. Kang, C. H. Choi, M. S. Akbar, S. A. Krishnan, T. Lee, I. J. Ok, F. Zhu, H. S. Kim, and Jack C. Lee, "Improved electrical and material characteristics of HfTaO gate dielectrics with high crystallization temperature," Applied Physics Letters, **87**, 232901 (2005).
113. Se Jong Rhee, Chang Yong Kang, Chang Hwan Choi, Manhong Zhang, and Jack C. Lee, "Material and electrical analysis of hafnium titania bilayer dielectric metal-oxide-semiconductor field-effect transistors," J. Vac. Sci. Technol. B 23, 2561 (2005).
114. Yanxia Lin, Mehmet C. Öztürk, Bei Chen, Se Jong Rhee, Jack C. Lee, and Veena Misra, "Impact of Ge on integration of HfO₂ and metal gate electrodes on strained Si channels," Appl. Phys. Lett. 87, 071903 (2005).
115. **(Invited Paper)** Se Jong Rhee and Jack C. Lee "Threshold voltage instability characteristics of HfO₂ dielectrics n-MOSFETs" IEEE Microelectronic Reliability, 45, p1051-1060, 2005.
116. Feng Zhu, Se Jong Rhee, Chang Yong Kang, Chang Hwan Choi, Akbar, M.S., Krishnan, S.A., Manhong Zhang, Hyoung-Sub Kim, Tackwhi Lee, Ok, I., and J.C. Lee, "Improving channel carrier mobility and immunity to charge trapping of high-k NMOSFET by using stacked Y₂O₃/HfO₂ gate dielectric" Volume 26, Issue 12, Dec. 2005.
117. S. J. Rhee, F. Zhu, H. S. Kim, C. H. Choi, C. Y. Kang, M. Zhang, T. Lee, I. Ok, S. Krishnan, and J. C. Lee, "Hafnium Titanate bilayer structure multimetal dielectric nMOSCAPs", IEEE Electron Device Letters, vol. 27, issue. 4, p. 225, April 2006.

118. S. J. Rhee, F. Zhu, H. S. Kim, C. Y. Kang, C. H. Choi, M. Zhang, T. Lee, I. Ok, S. Krishnan, and J. C. Lee, "Systematic analysis of silicon oxynitride interfacial layer and its effects on electrical characteristics of high- k HfO₂ transistor," Appl. Physics Letters, 88, 153515, 2006.
119. M. S. Akbar, Naim Moumen, Jeff Peterson, Joel Barnett, Muhammad Hussain and Jack C Lee, "Optimization of Precursor Time in Improving Bulk Trapping Properties of ALD HfO₂ Gate Stacks" Applied Physics Letter, vol. 88, article no. 082901, March 2006.
120. Siddarth A. Krishnan, Manuel Quevedo, Rusty Harris, Paul D. Kirsch, Rino Choi, Byoung Hun Lee, Gennadi Bersuker and Jack C. Lee, "NBTI Dependence on Dielectric Thickness and Nitrogen concentration in Ultra-scaled HfSiON Dielectric/ALD-TiN Gate Stacks", JJAP, Vol. 45, No. 4B, 2006.
121. M. S. Akbar, C. H. Choi, S. J. Rhee, S. Krishnan, C. Kang, M. H. Zhang, T. Lee, I. J. Ok, F. Zhu, H. -S. Kim, and Jack C. Lee, "Investigation of Transient Relaxation under Static and Dynamic Stress in Hf-based Gate Oxides", IEEE Transaction in Electron Device Letters, vol. 53, no. 5, p. 1200-1207, May 2006.
122. C. Y. Kang, R. Choi, S. C. Song, C. D. Young, G. Bersuker, B. H. Lee and J. C. Lee, "Transient Bi-Carrier Response in High- k Dielectrics and its Impact on Transient Charge Effects in High- k Complementary Metal Oxide Semiconductor Devices" Applied Phys. Lett. **88**, 162905 (2006).
123. M. H. Zhang, F. Zhu, T. Lee, H. S. Kim, I. J. Ok, G. Thareja, L. Yu, and Jack C. Lee "Fluorine passivation in poly-Si/TaN/HfO₂ through ion implantation", Applied Physics Letters, 89 (142909) 2006.
124. Injo Ok, Hyoung-sub Kim, Manhong Zhang, Chang-Yong Kang, Se Jong Rhee, Changhwan Choi, Siddarth A. Krishnan, Tackhwi Lee, Feng Zhu, Gaurav Thareja, and Jack C. Lee, "Metal Gate – HfO₂ MOS Structures on GaAs Substrate with and without Si interlayer", IEEE Electron Device Letters, 27(3), pp. 145-147, March 2006.
125. Hyoung-sub Kim, Injo Ok, Manhong Zhang, Changhwan Choi, Tackhwi Lee, Feng Zhu, Gaurav Thareja, L. Yu and Jack C. Lee, "Ultrathin HfO₂ (EOT= 1.1nm) MOS capacitors on n-GaAs substrate with germanium passivation," Applied Physics Letters, 88, p. 252906, 2006.
126. M. H. Zhang, I. J. Ok, H. S. Kim, F. Zhu, T. Lee, G. Thareja, L. Yu, and Jack C. Lee, "Electrical characteristics of sputter deposited Hf_{1-x}Si_xO/Si/GaAs gate stacks," Applied Physics Letters 89, p. 042902, 2006.

127. Feng Zhu, Chang Yong Kang, Se Jong Rhee, Chang Hwan Choi, Siddarth A. Krishnan, Manhong Zhang, Hyoung-Sub Kim, Taekhwi Lee, Injo Ok, Gaurav Thareja, and Jack C. Lee, "Mechanism of improved channel carrier mobility for stacked Y2O3 /HfO2 gate dielectric", *Applied Physics Letters*, 89, 257642, 2006.
128. Tackhwi Lee, Se Jong Rhee, Chang Yong Kang, Feng Zhu, Hyoung-sub Kim, Changhwan Choi, Injo Ok, Manhong Zhang, Siddarth Krishnan, Gaurav Thareja, and Jack C. Lee "Structural Advantage for the EOT Scaling and Improved Electron Channel Mobility by Incorporating Dysprosium Oxide (Dy2O3) Into HfO2 n-MOSFETs" *IEEE Electron Device Letters*, Vol. 27, No. 8, P.640-643, August 2006.
129. Hyoung-Sub Kim, Injo Ok, Manhong Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tasi, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee, "Depletion-mode GaAs metal-oxide-semiconductor field-effect transistor with HfO₂ dielectric and germanium interfacial passivation layer," *Appl. Phys. Lett.*, Vol. 89, pp. 222904, 2006.
130. Hyoung-Sub Kim, Injo Ok, Manhong Zhang, Tackhwi Lee, Feng Zhu, Lu Yu and Jack C. Lee, "Metal gate-HfO₂ metal-oxide-semiconductor capacitors on n-GaAs substrate with silicon/germanium interfacial passivation layers," *Appl. Phys. Lett.*, Vol. 89, pp. 222903, 2006.
131. G. Thareja, H. Wen, R. Harris, P. Majhi, B. Lee, and Jack Lee, "NMOS Compatible Workfunction of TaN Metal Gate with Gadolinium Oxide Buffer Layer on Hf-Based Dielectrics," *IEEE Electron Devices Letters*, vol. 27, no. 10, p. 802, October 2006.
132. M. S. Akbar and J. Lee, "A Novel Approach in Separating the Roles of Electrons and Holes in Degradation of Hf-based MOSFET Devices by Using Stress-Anneal Technique," *IEEE Electron Devices Letters*, vol. 28, no. 2, February 2007.
133. J. Lee (Invited Paper) "MOSCAP's and MOSFET's on III-V Channel Materials with Si, Ge and SiGe Interface Passivation Layer", *Electrochemical Society Transactions*, Volume 6, "Silicon Nitride, Silicon Dioxide, and Emerging Dielectrics 9", April 2007.
134. M. S. Akbar, C. H. Choi, S. J. Rhee, S. Krishnan, C. Kang, M. H. Zhang, T. Lee, I. J. Ok, F. Zhu, H. -S. Kim, and Jack C. Lee, "A Novel Approach in Separating the roles of Electrons and Holes in causing Degradation in Hf-based MOSFET Devices by using Stress-Anneal Technique", in *IEEE Electron Device Letter*, vol. 28 (2), pp.132-134, 2007.
135. Feng Zhu, S. Koveshnikov, I. Ok, H.S. Kim, V. Tokranov, M. Yakimov, S. Oktyabrsky, M. Zhang, T. Lee, G. Thareja, L. Yu, W. Tsai and J. C. Lee, "Depletion-mode GaAs metal-oxide-semiconductor field-effect transistor with amorphous silicon interface passivation layer and thin HfO₂ gate oxide," *Applied Physics Letters*, 91, 043507 (2007).

136. Hyoung-Sub Kim, Injo Ok, Manhong Zhang, F. Zhu, S. Park, J. Yum, Han Zhao, and Jack C. Lee, "Gate oxide scaling down in HfO₂-GaAs metal-oxide-semiconductor capacitor using germanium interfacial passivation layer," *Appl. Phys. Lett.*, Vol. 91, pp. 042904, 2007.
137. M. H. Zhang, M. Oye, B. Cobb, F. Zhu, H. S. Kim, I. J. Ok, J. Hurst, S. Lewis, A. Holmes, J. C. Lee, S. Koveshnikov, W. Tsai, M. Yakimov, V. Torkanov, S. Oktyabrsky, "Importance of controlling oxygen incorporation into HfO₂/Si/n-GaAs gate stacks" *J. Appl. Phys.* . 101, 034103 (2007).
138. Sachin Joshi, Cristiano Krug, Dawei Heh, Hoon Joo Na, Harlan R Harris, Jung Woo Oh, Paul D. Kirsch, Prashant Majhi, Byoung Hun Lee, Hsing-Huang Tseng, Raj Jammy, Jack C. Lee and Sanjay K. Banerjee, "Improved Ge Surface Passivation with Ultrathin SiO_x Enabling High Mobility Surface Channel PMOSFETs Featuring a HfSiO/WN gate stack," *Electron Devices Letters*, vol. 28, p. 308, April 2007.
139. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao and Jack C. Lee, "Temperature Effects of Si Interface Passivation Layer Deposition on High-k III-V Metal-Oxide-Semiconductor Characteristics." *Applied physics letters*, 91, 2007.
140. Han Zhao, Hyoung-Sub Kim, Feng Zhu, Manhong Zhang, Injo OK, Sung Il Park, Jung Hwan Yum and Jack C Lee, "Metal-oxide-semiconductor capacitors on GaAs with germanium nitride passivation layer", *Applied Physics Letters*, 91, 172101, (2007)
141. Sung Il Park, InJo Ok, Hyoung-sub Kim, Feng Zhu, Manhong Zhang, Jung Hwan Yum, Zhao Han, and Jack C. Lee, "Optimization of electrical characteristics of TiO₂-incorporated HfO₂ n-type doped gallium arsenide metal oxide semiconductor capacitor with silicon interface passivation layer", in *Applied Physics Letters* 91, 081908(2007).
142. Feng Zhu, S. Koveshnikov, I. Ok, H.S. Kim, M. Zhang, T. Lee, G. Thareja, L. Yu, V. Tokranov, M. Yakimov, and S. Oktyabrsky, W. Tsai and J. C. Lee, "Depletion-mode GaAs N-MOSFETs with amorphous silicon interface passivation layer and thin HfO₂ gate oxide," *Applied Physics Letters*, 91, 043507 (2007)
143. M. H. Zhang, F. Zhu, H. S. Kim, I. J. Ok and Jack C. Lee, "Fluorine passivation in gate stacks of poly-Si/TaN/HfO₂ (and HfSiON/HfO₂)/Si through gate ion implantation", *IEEE Electron Device Letters*, 28, 195 (2007).
144. Hyoung-Sub Kim, Injo Ok, Manhong Zhang, F. Zhu, S. Park, J. Yum, Han Zhao, and Jack C. Lee, "Gate oxide scaling down in HfO₂-GaAs metal-oxide-semiconductor capacitor using germanium interfacial passivation layer," *Appl. Phys. Lett.*, Vol. 91, pp. 042904, (2007).

145. Han Zhao, Hyoung-Sub Kim, Feng Zhu, Manhong Zhang, Injo OK, Sung Il Park, Jung Hwan Yum, and Jack C. Lee, "Metal-oxide-semiconductor capacitors on GaAs with germanium nitride passivation layer", *Applied Physics Letters*, 91, 172101 (2007)
146. Hyoung-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, J. Oh, P. Majhi, and Jack C. Lee, "Flatband voltage instability characteristics of HfO₂-based GaAs metal-oxide-semiconductor capacitors with a thin Ge layer," *Appl. Phys. Lett.*, Vol. 92, pp. 102904, (2008).
147. Hyoung-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, J. Oh, P. Majhi, and Jack C. Lee, "Inversion-type enhancement-mode HfO₂-based GaAs metal-oxide-semiconductor field effect transistors with a thin Ge layer," *Appl. Phys. Lett.*, Vol. 92, pp. 032907, (2008).
148. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, Domingo Garcia, Prashant Majhi, N. Goel and W. Tsai, C. K. Gaspe, M.B. Santos, and Jack C. Lee, "Metal gate: HfO₂ metal-oxide-semiconductor structures on high-indium-content InGaAs substrate using physical vapor deposition." *Appl. Phys. Lett.* 92, 112904 (2008).
149. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, Domingo Garcia, Prashant Majhi, and Jack C. Lee, "Influence of the substrate orientation on the electrical and material properties of GaAs metal-oxide-semiconductor (MOS) Capacitors and self-aligned transistors using HfO₂ and silicon interface passivation layer (IPL)" *Appl. Phys. Lett.* 92, 1 (2008)
150. InJo Ok , H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, Domingo Garcia, Prashant Majhi, N. Goel and W. Tsai, C.K. Gaspe, M.B. Santos, and Jack C. Lee, "Self-aligned n-channel metal-oxide-semiconductor field effect transistor on high-indium-content In_{0.53}Ga_{0.47}As and InP using physical vapor deposition HfO₂ and silicon interface passivation Layer." *Appl. Phys. Lett.* 92, 202903 (2008)
151. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao and Jack C. Lee, "Self-aligned n- channel GaAs metal-oxide-semiconductor field-effect transistors (MOSFETs) Using HfO₂ and silicon interface passivation layer: post metal annealing optimization." *Microelectronics Engineering* (2008).
152. Hyoung-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, P. Majhi, N. Goel, W. Tsai, C. K. Gaspe, M. B. Santos, and Jack C. Lee, "A study of Metal-Oxide-Semiconductor Capacitors on GaAs, In_{0.53}Ga_{0.47}As, InAs, and InSb Substrates using a Germanium Interfacial Passivation Layer," *Appl. Phys. Lett.*, (2008).
153. K. T. Lee, C. Y. Kang, B. S. Ju, R. Choi, K. S. Min, O. S. Yoo, B. H. Lee, R. Jammy, J.C. Lee, H. D. Lee, Y.H. Jeong, "Effects of In Situ O₂ Plasma Treatment on off-State Leakage and Reliability in Metal-Gate/High- k Dielectric MOSFETs", *IEEE Electron Device Letters*, vol. 29, pp. 565, Jun. 2008.

154. Hyoung-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, P. Majhi, and Jack C. Lee, "HfO₂-based InP n-channel metal-oxide-semiconductor field-effect transistors and metal-oxide-semiconductor capacitors using a germanium interfacial passivation layer," *Appl. Phys. Lett.*, 93, 102906 (2008)
155. Han Zhao, Davood Shahrjerdi, Feng Zhu, Manhong Zhang, Hyoung-Sub Kim, Injo OK, Jung Hwan Yum, Sung Il Park, Sanjay K. Banerjee, and Jack C. Lee, "Gate-first inversion-type InP metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited Al₂O₃ gate dielectric", *Applied Physics Letters*, 92, 233508 (2008)
156. Han Zhao, Davood Shahrjerdi, Feng Zhu, Hyoung-Sub Kim, Injo OK, Manhong Zhang, Jung Hwan Yum, Sanjay K. Banerjee, and Jack C. Lee, "Inversion-type indium phosphide metal-oxide-semiconductor field-effect transistors with equivalent oxide thickness of 12 Å using stacked HfAlO_x/HfO₂ gate dielectric", *Applied Physics Letters*, 92, 253506 (2008)
157. Han Zhao, Davood Shahrjerdi, Feng Zhu, Hyoung-Sub Kim, Injo OK, Manhong Zhang, Jung Hwan Yum, Sanjay K. Banerjee and Jack C Lee, "Inversion-type InP MOSFETs with EOT of 21 Å using atomic layer deposited Al₂O₃ gate dielectric", *Electrochemical and solid-state letters*, 11, H233, (2008)
158. Han Zhao, Yen-Ting Chen, Jung Hwan Yum, Niti Goel, Jack C Lee, "Effect of channel doping concentration and thickness on device performance for In_{0.53}Ga_{0.47}As MOS transistors with atomic-layer-deposited Al₂O₃ dielectrics", *Applied Physics Letters*, 94, 093505 (2009)
159. Han Zhao, Yen-Ting Chen, Jung Hwan Yum, Yanzhen Wang, Niti Goel, Jack C Lee, "High performance In_{0.7}Ga_{0.3}As metal-oxide-semiconductor transistors with mobility > 4400 cm²/Vs using InP barrier layer", *Applied Physics Letters*, 94, 193502 (2009)
160. Han Zhao, Jung Hwan Yum, Yen-Ting Chen, and Jack C Lee, "In_{0.53}Ga_{0.47}As n-MOSFETs with ALD Al₂O₃, HfO₂ and LaAlO₃ gate dielectrics", *Journal of Vacuum Science and Technology B*, 27, 2024, (2009)
161. Feng Zhu, Han Zhao, I. Ok, H.S. Kim, M. Zhang, S. Park, J. Yum, Niti Goel, C.K. Gaspe, M.B. Santos, W. Tsai and Jack C. Lee, "Effects of anneal and silicon interface passivation layer thickness on device characteristics of In_{0.53}Ga_{0.47}As n-MOSFETs with HfO₂ gate oxide", *Electrochemical and Solid-State Letters*, 12, H131 (2009)
162. Feng Zhu, Han Zhao, I. Ok, H.S. Kim, J. Yum, Niti Goel, C.K. Gaspe, M.B. Santos, W. Tsai, and Jack C. Lee, "A high performance In_{0.53}Ga_{0.47}As Metal-Oxide-Semiconductor Field Effect Transistor with silicon interface passivation layer", *Applied Physics Letters*, 94, 013511 (2009)

163. Yen-Ting Chen, Han Zhao, Jung Hwan Yum, Yanzhen Wang, and Jack C. Lee, "Metal-oxide-semiconductor field-effect-transistors on indium phosphide using HfO₂ and silicon passivation layer with equivalent oxide thickness of 18Å", APPLIED PHYSICS LETTERS 94, 213505, May 2009
164. Han Zhao, Yen-Ting Chen, Jung Hwan Yum, Yanzhen Wang, Fei Xue, Fei Zhou, Jack Lee, "High Performance InGaAs MOSFETs with High Mobility using InP Barrier Layer", Electrochemical Society Transactions, Vol. 25, Issue #7, p. 397-404 (2009)
165. H Zhao, J. Lee, et al, "Effects of gate-first and gate-last process on interface quality of In_{0.53}Ga_{0.47}As metal-oxide-semiconductor capacitors using atomic-layer-deposited Al₂O₃ and HfO₂ oxides", Applied Physics Letters, 95, 253501 (2009)
166. Yen-Ting Chen, Han Zhao, Jung Hwan Yum, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee "Improved electrical characteristics of TaN/Al₂O₃ / In_{0.53}Ga_{0.47}As metal-oxide-semiconductor field-effect transistors by fluorine incorporation", APPLIED PHYSICS LETTERS 95, 013501 (2009)
167. Yen-Ting Chen, Han Zhao, Jung Hwan Yum, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Effects of fluorine incorporation on the electrical properties of atomic-layer-deposited Al₂O₃ gate dielectric on InP substrate", Journal of The Electrochemical Society, 157 (3) G71-G75 January (2010)
168. Yen-Ting Chen, Han Zhao, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Fluorinated HfO₂ gate dielectric engineering on In_{0.53}Ga_{0.47}As metal-oxide-semiconductor field-effect-transistors, APPLIED PHYSICS LETTERS 96, 103506, March (2010)
169. Yen-Ting Chen, Han Zhao, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Effects of fluorine incorporation into HfO₂ gate dielectrics on InP and In_{0.53}Ga_{0.47}As metal-oxide-semiconductor field-effect-transistors," APPLIED PHYSICS LETTERS 96, 253502 (2010).
170. H Zhao, J. Lee, et al, "Effects of barrier layers on device performance of high mobility In_{0.7}Ga_{0.3}As quantum-well metal-oxide-semiconductor field-effect-transistors", Applied Physics Letters, 96, 102101 (2010).
171. Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack Lee, "Scaling Properties of In_{0.7}Ga_{0.3}As buried-channel MOSFETs with atomic layer deposited gate dielectric", Electronics Letters, vol. 46, no. 25 (2010).
172. Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack Lee, "Investigation of surface channel InGaAs MOSFETs with Al₂O₃ and ZrO₂ ALD Gate Dielectric", Electrochemical Society Transactions 33 (3), 479 (2010).

173. C. Choi, J. Lee, "Scaling equivalent oxide thickness with flat band voltage (V_{FB}) modulation using *in situ* Ti and Hf interposed in a metal/high- k gate stack," Journal of Applied Physics, vol. 108, no. 1, 2010.
174. M.S. Park, K. T. Lee, C. Y. Kang, G. B. Choi, H.C. Sagong, C. W. Sohn, B. G. Min, J. Oh, P. Majhi, H. Tseng, J. Lee, J. S. Lee, R. Jammy, Y. H. Jeong, "The Effect of a Si Capping Layer on RF Characteristics of High- k /Metal Gate SiGe Channel pMOSFETs," IEEE Electron Device Letters, vol. 31, no. 10, p. 1104-1106, Oct. 2010.
175. Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, Fei Xue, and Jack C Lee, "In_{0.7}Ga_{0.3}As tunneling field-effect-transistors with a I_{on} of 50 mA/mm and a subthreshold swing of 86 mV/dec using HfO₂ gate oxide", Electron Device Letters, 31, 1392, (2010).
176. Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack Lee, "InAs inserted InGaAs buried channel metal-oxide-semiconductor field-effect-transistors with atomic-layer-deposited gate dielectric", Appl. Phys. Lett. **98**, 082106 (2011).
177. Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack C. Lee, "Effect of indium concentration on InGaAs channel metal-oxide-semiconductor field-effect transistors with atomic layer deposited gate dielectric", J. Vac. Sci. Technol. B 29, 040601 (2011).
178. Yen-Ting Chen, Han Zhao, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "ZrO₂-based InP MOSFETs (EOT=1.2nm) Using Various Interfacial Dielectric Layers" Electrochemical Society Transactions 35(3), 375, May (2011).
179. Y. Wang, Y. Chen, H. Zhao, F. Xue, F. Zhou, and J. Lee, "Impact of SF₆ plasma treatment on performance of TaN-HfO₂-InP metal-oxide-semiconductor field-effect transistor", Applied Physics Letters, 98, 043506, (2011).
180. Y. Wang, Y. Chen, H. Zhao, F. Xue, F. Zhou, and J. Lee, "Improved electrical properties of HfO₂-based gate dielectrics on InP substrate using Al₂O₃/HfO₂ and SF₆ plasma treatment", Electrochemical Solid-state Letters, 14, H291 (2011).
181. Fei Xue, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack C. Lee, "High- k InGaAs metal-oxide-semiconductor field-effect-transistors with various barrier layer materials" Appl. Phys. Lett. Vol. 99, issue 3, p. 033507 - 033507-3, July 2011.
182. Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, Fei Xue, and Jack C. Lee, "Improving the on-current of In_{0.7}Ga_{0.3}As tunneling field-effect-transistors by p⁺⁺/n⁺ tunneling junction", Applied physics letters, 98, 093501, (2011).

183. Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, Fei Xue, and Jack C. Lee, "InGaAs tunneling field-effect-transistors with atomic-layer-deposited gate oxides", IEEE Transactions on Electron Devices, vol. 58, no. 9, p. 2990-2995, Sept. 2011.
184. H. C. Sagong, C. Y. Kang, C. W. Sohn, K. Jeon, D. Choi, C-K Baek, J-S Lee, J. Lee and Y. Jeong, "Comprehensive Study of Quasi-Ballistic Transport in High-K/Metal Gate nMOSFETs," IEEE Electron Device Letters, vol. 31, no. 11, p. 1424, Nov. 2011.
185. Y. Chen, Y. Wang, F. Xue, F. Zhou, J. Lee, "Application of Post-HfO₂ Fluorine Plasma Treatment for Improvement of In_{0.53}Ga_{0.47}As MOSFET Performance," IEEE Electron Device Letters, vol. 31, no. 11, p. 1531, Nov. 2011.
186. J. H. Yum, T. Akyol, M. Lei, D. A. Ferrer, Todd. W. Hudnall, G. Bersuker, M. Downer, C. W. Bielawski, J. C. Lee and S. K. Banerjee, "Atomic layer deposited beryllium oxide: Effective passivation layer for III-V metal/oxide/semiconductor devices," Journal of Applied Physics, vol. 109, 064101 (2011).
187. J. H. Yum, T. Akyol, M. Lei, D. A. Ferrer, Todd. W. Hudnall, M. Downer, C. W. Bielawski, G. Bersuker, J. C. Lee and S. K. Banerjee, "Inversion Type InP Metal Oxide Semiconductor Field Effect Transistor Using Novel Atomic Layer Deposited BeO Gate Dielectric," Applied Physics Letters, 99, 033502 (2011).
188. J. H. Yum, T. Akyol, M. Lei, D. A. Ferrer, Todd. W. Hudnall, M. Downer, C. W. Bielawski, G. Bersuker, J. C. Lee and S. K. Banerjee, "Comparison of Self Cleaning Effect and Electrical Characteristics between Atomic Layer Deposited BeO and Al₂O₃ as an Interface Passivation Layer on GaAs MOS Devices," Journal of Vacuum Science and Technology, vol. 29, issue 6, p. 061501-6, Nov. 2011.
189. Yum J. H.; Akyol T.; Lei M.; Ferrer, D. A. Hudnall, Todd. W., Downer, M, Bielawski, C. W. Bersuker, G. Lee, J. C.; Banerjee, S. K., "A study of highly crystalline novel beryllium oxide film using atomic layer deposition ," Journal of Crystal Growth, vol. 334, issue 1, p. 126-133, Nov. 2011.
190. Jung Hwan Yum, Gennadi Bersuker, Tarik Akyol, D. A. Ferrer, Ming Lei, Keun Woo Park, Todd W. Hudnall, Mike C. Downer, Christopher W. Bielawski, Edward T. Yu, Jimmy Price, Jack C. Lee and Sanjay K. Banerjee, "*Epitaxial ALD BeO: Efficient Oxygen Diffusion Barrier for EOT Scaling and Reliability Improvement,*" IEEE Transaction on Electron Devices, vol. 58, issue 12, p. 4384-4392, Dec. 2011.
191. Yanzhen Wang, Yen-Ting Chen, Fei Xue, Fei Zhou, and Jack C. Lee, "HfO₂ dielectrics engineering using low power SF₆ plasma on InP and In_{0.53}Ga_{0.47}As metal-oxide-semiconductor field-effect-transistors", Applied Physics Letters, 100, 243508 (2012).

192. Yanzhen Wang, Yen-Ting Chen, Fei Xue, Fei Zhou, and Jack C. Lee, "Effects of SF₆ plasma treatment on electrical characteristics of TaN-Al₂O₃-InP metal-oxide-semiconductor field-effect transistor", *Applied Physics Letters*, 101, 063505 (2012).
193. Yanzhen Wang, Yen-Ting Chen, Fei Xue, Fei Zhou, Yao-Feng Chang, and Jack C. Lee, "MOSFETs on InP substrate with LaAlO₃/HfO₂ bilayer of different LaAlO₃ thickness and single La_xAl_{1-x}O layer with different La doping level", *Electrochemical Society Transactions*, 50 (2012).
194. Yanzhen Wang, Burt Fowler, Yen-Ting Chen, Fei Xue, Fei Zhou, Yao-Feng Chang, and Jack C. Lee, "Effect of hydrogen/deuterium incorporation on electroforming voltage of SiO_x resistive random access memory", *Applied Physics Letters*, 101, 183505 (2012).
195. Yanzhen Wang, Yen-Ting Chen, Fei Xue, Fei Zhou, Yao-Feng Chang, Burt Fowler, and Jack C. Lee, "Memory switching properties of e-beam evaporated SiO_x on N⁺⁺ Si substrate" *Applied Physics Letters*, 100, 083502 (2012).
196. Yen-Ting Chen, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Physical and Electrical Analysis of Post-HfO₂ Fluorine Plasma Treatment for Improvement of In_{0.53}Ga_{0.47}As MOSFETs Performance", *IEEE Trans. Electron Devices* Vol. 59, No., 139, 2012.
197. Yen-Ting Chen, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Optimization of Fluorine Plasma Treatment for Interface Improvement on HfO₂/In_{0.53}Ga_{0.47}As MOSFETs", *Special Issue (Organo-Fluorine Chemical Science) of Appl. Sci.* Vol. 2(1), 233, 2012 (**Invited**).
198. L. Morassi, G. Verzellesi, H. Zhao, J.C. Lee, D. Veksler, G. Bersuker, "Errors Limiting Split-CV Mobility Extraction Accuracy in Buried-Channel InGaAs MOSFETs", *IEEE Transactions on Electron Devices*, vol. 59(4), pp. 1068-1075, Apr. 2012.
199. M. Hanna, H. Zhao and J. Lee, "Poole Frenkel current and Schottky emission in SiN gate dielectric in AlGa_N/Ga_N metal insulator semiconductor heterostructure field effect transistors," *Appl. Phys. Lett.* 101, 153504 (2012).
200. L. Morassi, G. Verzellesi, H. Zhao, J.C. Lee, D. Veksler, G. Bersuker, "Engineering barrier and buffer layers in InGaAs quantum-well MOSFETs", *IEEE Transactions on Electron Devices*, vol. 59, no. 12, p. 3651-3654, 2012.
201. Yao-Feng Chang, Yen-Ting Chen, Fei Xue, Yanzhen Wang, Fei Zhou, Burt Fowler, and Jack C. Lee, "Study of polarity effect in SiO_x-based resistive switching memory", *Appl. Phys. Lett.*, 101, 052111 (2012).

202. Yao-Feng Chang, Pai-Yu Chen, Burt Fowler, Yen-Ting Chen, Fei Xue, Yanzhen Wang, Fei Zhou, and Jack C. Lee, "Understanding the resistive switching characteristics and mechanism in active SiO_x-based resistive switching memory", *J. Appl. Phys.*, 112, 123702 (2012).
203. Fei Xue, Aiting Jiang, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack Lee, "Channel Thickness Dependence of InGaAs Quantum-Well Field-Effect Transistors with High- κ Gate Dielectrics," *IEEE Electron Device Lett.*, Vol. 33, No. 9, 1255 (2012).
204. Fei Xue, Aiting Jiang, Han Zhao, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, and Jack Lee, "Sub-50nm In_{0.7}Ga_{0.3}As MOSFETs with various barrier layer materials", *IEEE Electron Device Lett.* Vol. 33, No. 1, 32 (2012).
205. Fei Xue, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, Yao-Feng Chang, Burt Fowler and Jack Lee, "The Effect of Plasma Treatment on Reducing Electroforming Voltage of Silicon Oxide RRAM", *Electrochemical Society Transactions*, vol. 45, No. 6, 245 (2012).
206. Yen-Ting Chen, Burt Fowler, Yanzhen Wang, Fei Xue, Fei Zhou, Yao-Feng Chang, Pai-Yu Chen, and Jack C. Lee, "Tristate Operation in Resistive Switching of SiO₂ Thin Films," *IEEE Electron Devices Letters*, VOL. 33, NO. 12, p. 1702, December 2012.
207. Yen-Ting Chen, Burt Fowler, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Random process of filamentary growth and localized switching mechanism in resistive switching of SiO_x thin films", *ECS Journal of Solid State Science and Technology* 1 (3) P1-P4 (2012).
208. Chang-Woo Sohn, Chang Yong Kang, Myung-Dong Ko, , Do-Young Choi, Hyun Chul Sagong, Eui-Young Jeong, Chan-Hoon Park, Sang-Hyun Lee, Ye-Ram Kim, Chang-Ki Baek, Jeong-Soo Lee, Jack C. Lee, and Yoon-Ha Jeong, "Analytical Model of S/D Series Resistance in Trigate FinFETs with Polygonal Epitaxy", *IEEE Transactions on Electron Devices*, vol. 60, issue 4, p.1302-1309, April 2013.
209. Yen-Ting Chen, Burt Fowler, Yao-Feng Chang, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Reduced electroforming voltage and enhanced programming stability in resistive switching of SiO₂ thin film", *ECS Solid State Letters*, 2(5) N18, 2013.
210. Yao-Feng Chang, P. Y. Chen, Fei Zhou, Fei Xue, Burt Fowler, Edward T. Yu, and Jack C. Lee, "Investigation of edge- and bulk-related resistive switching behaviors and backward-scan effects in SiO_x-based resistive switching memory", *Appl. Phys. Lett.*, 103, 193508 (2013).

211. Yao-Feng Chang, Li Ji, Zhuo-Jie Wu, Fei Zhou, Yanzhen Wang, Fei Xue, Burt Fowler, Edward T. Yu, Paul S. Ho, and Jack C. Lee, "Oxygen-induced bi-modal failure phenomenon in SiO_x-based resistive switching memory", *Appl. Phys. Lett.*, 103, 033521 (2013).
212. Li Ji, Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Tsung-Ming Tsai, Kuan-Chang Chang, Min-Chen Chen, Ting-Chang Chang, Simon M. Sze, Edward T. Yu and Jack C. Lee, "Integrated One Diode–One Resistor Architecture in Nanopillar SiO_x Resistive Switching Memory by Nanosphere Lithography", *Nano Lett.*, 14 p. 813, (2014).
213. Fei Xue, Aiting Jiang, Yen-Ting Chen, Yanzhen Wang, Fei Zhou, Yao-Feng Chang and Jack Lee, "Non-planar InGaAs Gate-Wrapped-Around Field-Effective-Transistors," *IEEE Transactions on Electron Devices*, vol. 61, issue 7, p. 2332, July 2014.
214. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Yen-Ting Chen, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Intrinsic SiO_x-based unipolar resistive switching memory Part I: Oxide stoichiometry effects on reversible switching and program window optimization" *J. Appl. Phys.* 116, 043708 (2014).
215. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Yen-Ting Chen, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee, "Intrinsic SiO_x-based unipolar resistive switching memory Part II: Thermal effects on charge transport and characterization of multilevel programing" *J. Appl. Phys.* 116, 043709 (2014).
216. **(Highlighted as News & Views in the same issue)** Li Ji, Martin D. McDaniel, Shijun Wang, Agham B. Posadas, Xiaohan Li, Haiyu Huang, Jack C. Lee, Alexander A. Demkov, John G. Ekerdt, Allen J. Bard and Edward T. Yu, "A Silicon-based photocathode for water reduction with an epitaxial SrTiO₃ protection layer and a nanostructured catalyst", *Nature Nanotechnology*, Vol 10, (2015), p 84-90.
217. Fei Zhou, Yao-Feng Chang, Yanzhen Wang, Ying-Chen Chen, Fei Xue, Burt Fowler, and Jack C. Lee, "Discussion on device structures and SU-8 encapsulation for SiO_x random access memory operation in air", *Appl. Phys. Lett.*, 105, 163506 (2014).
218. Fei Zhou, Yao-Feng Chang, Kwangsub Byun, Burt Fowler, and Jack C. Lee, "Characterization of external resistance effect and performance optimization in unipolar-type SiO_x-based resistive switching memory", *Appl. Phys. Lett.*, 105, 133501 (2014).
219. Burt W. Fowler, Yao-Feng Chang, Fei Zhou, Yanzhen Wang, Pai-Yu Chen, Fei Xue, Yen-Ting Chen, Brad Bringham, Scott Pozder, and Jack C. Lee, "Recent Progress on Understanding Electroforming and Resistive Switching in Silicon Dioxide Resistive Memory Devices" *RSC advances* 5, 21215 (2015).

220. Fei Zhou, Yao-Feng Chang, Kwangsub Byun, Burt Fowler, Jack C. Lee, "Stabilization of Multiple Resistance Levels by Current-Sweep in SiO_x-based Resistive Switching Memory" *Appl. Phys. Lett.*, 106, 063508 (2015).
221. Yao-Feng Chang, Burt Fowler, Fei Zhou, and Jack C. Lee, "The Intrinsic Unipolar SiO_x-based Resistive Switching Memory: Characterization, Mechanism and Applications" *ECS Transactions* 69 (5), 149-164 (2015).
222. Fei Zhou, Lauren Guckert, Yao-Feng Chang, Earl Swartzlander, and Jack C. Lee, "Bidirectional Voltage Biased Implication Operations Using SiO_x Based Unipolar Memristors" *Applied Physics Letters*, 107 (18), 183501 (2015).
223. Fei Zhou, Yao-Feng Chang, Ying-Chen Chen, Xiaohan Wu, Ye Zhang, Burt Fowler and Jack C. Lee, "A Study of Interfacial Resistive Switching Mechanism by Proton Exchange Reactions on SiO_x layer" *Physical Chemistry Chemical Physics*, 18, 700 - 703 (2016).
224. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou and Jack C. Lee, "Study of self-compliance behaviors and internal filament characteristics in intrinsic SiO_x-based resistive switching memory," *Applied Physics Letters*, 2016.
225. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou, Kuan-Chang Chang, Tsung-Ming Tsai, Ting-Chang Chang, Simon M. Sze, and Jack C. Lee, "A Synaptic Device Built in One Diode-One Resistor (1D-1R) Architecture with Intrinsic SiO_x-based Resistive Switching Memory", *Nano Devices and Sensors*, ISBN: 978-1-5015-0153-1, (2016).
226. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou, Xiaohan Wu, Yen-Ting Chen, Yanzhen Wang, Fei Xue, and Jack C. Lee, "Resistive Switching Characteristics and Mechanisms in Silicon Oxide Memory Devices", *Nano Devices and Sensors*, ISBN: 978-1-5015-0153-1, (2016).
227. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou, Chih-Hung Pan, Ting-Chang Chang and Jack C. Lee, "Demonstration of Synaptic Behaviors and Resistive Switching Characterizations by Proton Exchange Reactions in Silicon Oxide" *Scientific Reports*, 6, 21268 (2016). (doi: 10.1038/srep21268)
228. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen and Jack C. Lee, "Proton exchange reactions in SiO_x-based resistive switching memory: Review and insights from impedance spectroscopy" *Progress in Solid State Chemistry*, 1-11 (2016).
229. Ying-Chen Chen, Yao-Feng Chang, Xiaohan Wu, Meiqi Guo, Fei Zhou, Burt Fowler, and Jack C. Lee, "Characterization of SiO_x/HfO_x bilayer Resistive-Switching Memory Devices" *ECS Transaction* 72(2): 25-33; doi:10.1149/07202.0025ecst (2016).

230. Y.F. Chang, B. Fowler, F. Zhou, Y.C. Chen, J.C. Lee, "Study of self-compliance behaviors and internal filament characteristics in intrinsic SiO_x-based resistive switching memory," *Applied Physics Letters*, 108, 033504 (2016).
231. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou, Kuan-Chang Chang, Tsung-Ming Tsai, Ting-Chang Chang, Simon M. Sze, and Jack C. Lee, "A Synaptic Device Built in One Diode-One Resistor (1D-1R) Architecture with Intrinsic SiO_x-based Resistive Switching Memory", *Physical Sciences Reviews* (2016).
232. Yao-Feng Chang, Burt Fowler, Ying-Chen Chen, Fei Zhou, Xiaohan Wu, Yen-Ting Chen, Yanzhen Wang, Fei Xue, and Jack C. Lee, "Resistive Switching Characteristics and Mechanisms in Silicon Oxide Memory Devices", *Physical Sciences Reviews*, DOI: 10.1515/psr-2016-0011, 2016.
233. Li Ji, Hsien-Yi Hsu, Xiaohan Li, Kai Huang, Ye Zhang, Jack C. Lee, Allen J. Bard and Edward T. Yu, "Localized dielectric breakdown and antireflection coating in metal-oxide-semiconductor photoelectrodes," *Nature Materials*, 07 November 2016/ DOI 10.1038/nmat4801.
234. Y.-C. Chen, Y. F. Chang, CY Lin, X Wu, G Xu, B Fowler, TC Chang, JC Lee, "Built-in Nonlinear Characteristics of Low Power Operating One-Resistor Selector-Less RRAM By Stacking Engineering", *ECS Transactions* 80 (10), 923-931 (2017).
235. Ying-Chen Chen, Yao-Feng Chang, Xiaohan Wu, Fei Zhou, Meiqi Guo, Chih-Yang Lin, Cheng-Chih Hsieh, Burt Fowler, Ting-Chang Chang, and Jack C. Lee, "Dynamic Conductance Characteristics in HfO_x-based Resistive Random-Access Memory," *Royal Society of Chemistry Advances*, vol. 7, issue 21 (2017).
236. Yao-Feng Chang, Fei Zhou, Burt W. Fowler, Ying-Chen Chen, Cheng-Chih Hsieh, Lauren Guckert, Earl E. Swartzlander, Jack C. Lee, "Memcomputing (Memristor + Computing) in Intrinsic SiO_x-Based Resistive Switching Memory: Arithmetic Operations for Logic Applications," *IEEE Transactions on Electron Devices*, 64 (7), 2977-2983 (2017).
237. Meiqi Guo, Ying-Chen Chen, Chih-Yang Lin, Yao-Feng Chang, Burt Fowler, Q. Q. Li, Jack C. Lee, Y. G. Zhao, "Unidirectional Threshold Resistive Switching in Au/NiO/Nb: SrTiO₃ Devices," *Applied Physics Letters*, vol. 110, issue 23, no. 233504, June 2017.
238. **(Front Cover)** Li Ji, Hsien-Yi Hsu, Xiaohan Li, Kai Huang, Ye Zhang, Jack C. Lee, Allen J. Bard and Edward T. Yu, "Localized dielectric breakdown and antireflection coating in metal-oxide-semiconductor photoelectrodes," *Nature Materials*, 1 (2017) p127.
239. Ruijing Ge, Xiaohan Wu, Myungsoo Kim, Jianping Shi, Sushant Sonde, Li Tao, Yanfeng Zhang, Jack C. Lee, and Deji Akinwande, "Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides," *Nano*

Letters, 18 (1) p. 434-441, 2018.

240. Li Ji, Hsien-Yi Hsu, Jack C. Lee, Allen J. Bard, Edward T. Yu, "High performance photodetectors based on solution-processed epitaxial grown hybrid halide perovskites," *Nano Letters*, 18(2) p. 994-1000, 2018.
241. Y.-C. Chen, Y.-F. Chang, J. Lee, "Selector-Less Graphite Memristor: Intrinsic Nonlinear Behavior with Gap Design Method for Array Applications", *Electrochemical Society Transactions*, 85 (1), 11-19 (2018).
242. Ying-Chen Chen, Chih-Yang Lin, Hui-Chun Huang, Sungjun Kim, Burt Fowler, Yao-Feng Chang, Xiaohan Wu, Gaobo Xu, Ting-Chang Chang, and Jack C. Lee. "Internal Filament Modulation in Low-dielectric Gap Design for Built-in Selector-less Resistive Switching Memory Application." *Journal of Physics D: Applied Physics*, vol. 51, Issue 5, Feb. 2018.
243. Myungsoo Kim, Ruijing Ge, Xiaohan Wu, Xing Lan, Jesse Tice, Jack C. Lee and Deji Akinwande, "Zero-static power RF Switches Based on MoS₂ Atomristors," *Nature Communications*, June 2018.
244. Ying-Chen Chen, Yao-Feng Chang, Hui-Chun Huang and Jack Lee, "Effects of ambient sensing on SiO_x-based resistive switching and resilience," *Electronic Materials and Processing of Electrochemical Society Journal of Solid-State Science and Technology*, July 2018.

Refereed Conference Publications

1. S. Holland, I-C Chen, J. Lee, Y. Fong, K.K. Young, and C. Hu, "Time-Dependent Breakdown of Thin Oxides," *Electrochemical Society Meeting*, vol. 86-2, p. 599 - 600, Fall 1986.
2. Y. Fong, I-C Chen, S. Holland, J. Lee and C. Hu, "Dynamic Stressing of Thin Oxides," *IEEE International Electron Devices Meeting Technical Digest*, p. 664 - 667, December 1986.
3. K. Mayaram, J. Lee, T.Y. Chan and C. Hu, "An Analytical Perspective of LDD MOSFETs," *1986 Symposium on VLSI Technology*, no. VI-1, p. 61 - 62, May 1986.
4. J. Lee, I-C Chen, S. Holland, Y. Fong and C. Hu, "Oxide Defect Density, Failure Rate and Screen Yield," *1986 Symposium on VLSI Technology*, no. VI-5, p. 69 - 70, May 1986.
5. I-C Chen, J. Lee and C. Hu, "Accelerated Testing of Silicon Dioxide Wearout," *1987 Symposium on VLSI Technology*, no. IV-2, p. 23 - 24, May 1987.

6. J. Lee, I-C Chen and C. Hu, "Statistical Modeling of Silicon Dioxide Reliability," IEEE International Reliability Physics Symposium, 26th annual proceeding, p. 131 - 138, April 1988 [Best Paper Award].
7. J. Lee and C. Hu, "Low-Pressure Chemical Vapor Deposited Oxide Process for MOS Device Application," 1988 Symposium on VLSI Technology, no. V-8, p. 49 - 50, May 1988.
8. C. Hu, P. Ko, P. Lee, J. Lee, N. Cheung and B. Liew, "IC Reliability Prediction," SRC Technical Program Conference, Extended Abstract, p. 240, October 1988.
9. R. Moazzami, J. Lee, I-C Chen and C. Hu, "Projecting the Minimum Acceptable Oxide Thickness for Time-Dependent Dielectric Breakdown," IEEE International Electron Devices Meeting Technical Digest, p. 710 - 713, December 1988.
10. J. Carrano, C. Sudhama, J. Lee, A. Tasch and W. Miller, "Electrical and Reliability Characteristics of Lead-Zirconate-Titanate (PZT) Ferroelectric Thin Films for DRAM Application," IEEE International Electron Devices Meeting Technical Digest, p. 255 - 258, December 1989.
11. J. Carrano, C. Sudhama, J. Lee and A. Tasch, "Electrical and Reliability Properties of PZT Thin Films for ULSI DRAM Applications," SEMATECH Centers of Excellence Coordination Meeting, March 20-22, 1990 (Best Paper Award).
12. J. Lin, K. Park, S. Batra, S. Yoganathan, J. Lee, S. Banerjee, S. Sun, J. Yeargain, G. Lux, "Effects of Arsenic Segregation and Electron Trapping on the Capacitance-Voltage Behavior of Polysilicon and Polycide Gates," Materials Research Society Proceeding, vol. 182, p. 195 - 200, April 1990.
13. C. Sudhama, J. Carrano, L. Parker, V. Chikarmane, J. Lee, A. Tasch, W. Miller, N. Abt and W. Shepherd, "Scaling Properties in the Electrical and Reliability Characteristics of Lead-Zirconate-Titanate (PZT) Ferroelectric Thin Film Capacitors," Proc. of the Spring Meeting of the Materials Research Society, vol. 200, p. 331 - 336, April 1990.
14. H. Hwang, W. Ting, D.L. Kwong and J. Lee, "High Quality Ultrathin Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in N₂O," Solid State Devices Meeting, p. 1155 - 1156, August 1990.
15. H. Hwang, W. Ting, B. Maiti, D. L. Kwong and J. Lee, "Electrical Characteristics of Ultrathin Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in N₂O," SRC Technical Program Conference, Extended Abstract, p. 91 - 94, October 1990.
16. V. Chikarmane, C. Sudhama, J. Carrano, J. Lee and A. Tasch, " Material Characterization of Sol-Gel Derived PZT Films for ULSI DRAM Applications," Proc. of SRC Technical Program Conference, p. 139 - 142, October 1990.

17. H. Hwang, W. Ting, D. L. Kwong and J. Lee, "Electrical Characteristics of Ultrathin Oxynitride Gate Dielectric Prepared by Rapid Thermal Oxidation of Si in N₂O," Electrochemical Society Meeting, Extended Abstract # 312, October 1990.
18. H. Hwang, W. Ting, D. L. Kwong and J. Lee, "Electrical and Reliability Characteristics of Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in N₂O," IEEE International Electron Devices Meeting Technical Digest, p. 421 - 424, December 1990.
19. S. Bhattacharya, S. Banerjee, J. Lee, A. Tasch and A. Chatterjee, "Design Issues for Achieving Latchup-Free, Deep Trench-Isolated, Bulk, Non-Epitaxial, Submicron CMOS," IEEE International Electron Devices Meeting Technical Digest, p. 185 - 188, December 1990.
20. V. Chikarmane, C. Sudhama, J. Lee, and A. Tasch, "The Effects of Pb Compensation and Thermal Processing on the Characteristics of DC-Magnetron Sputtered Lead Zirconate Titanate Thin Films," Proc. of the Spring Meeting of the Materials Research Society, Vol. 230, p. 297 - 300, April 1991.
21. H. Hwang, W. Ting, D. L. Kwong and J. Lee, "Ultrathin Oxynitride Gate Dielectric Prepared by Rapid Thermal Oxidation in N₂O for ULSI Applications," Proc. of the Spring Meeting of the Materials Research Society, p. 379 - 384, April 1991.
22. J. Lin, K. Park, S. Batra, S. Banerjee, J. Lee and G. Lux, "Effects of TiSi₂ Formation on Boron Penetration Through Gate Oxides in MOS Devices Under Rapid Thermal Processing," Proc. of the Spring Meeting of the Materials Research Society, p. 152 - 155, April 1991.
23. H. Hwang, W. Ting, D. L. Kwong, and J. Lee, "Excellent Reliability Characteristics of Submicron MOSFETs with Oxynitride Gate Dielectric Prepared by Rapid Thermal Oxidation in N₂O," SPIE Optical Engineering Conference, May 8-10, 1991.
24. C. Sudhama, V. Chikarmane, J. Kim, J. Lee and A. Tasch, "Measurement Techniques for Characterization of Ferroelectric Thin Films for Memory Applications," SPIE Optical Engineering Conference, May 8-10, 1991.
25. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "The Effects of Pb Compensation and Thermal Processing on the Phase Content and Electrical Characteristics of DC-Magnetron Sputtered PZT Thin Films," SPIE Optical Engineering Conference, May 8-10, 1991.
26. J. Lin, K. Park, S. Batra, S. Banerjee, J. Lee and G. Lux, "Effects of TiSi₂ Formation on Boron Penetration through Gate Oxides in MOS Devices," SPIE Optical Engineering Conference, May 8-10, 1991.

27. B. Maiti and J. Lee, "Stacked Thermal/LPCVD Oxide for Ultra-thin Gate Dielectric Application," SPIE Optical Engineering Conference, May 8-10, 1991.
28. B. Maiti and J. Lee, "The Effects of Post-Deposition Annealing on Dielectric Integrity of Thin Chemical Vapor Deposited Oxides," SPIE Optical Engineering Conference, May 8-10, 1991.
29. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "The Effects of Deposition Temperature and Annealing on the Material and Electrical Characteristics of DC-Magnetron Sputtered PZT Thin Films Capacitors," Electronic Materials Conference, Technical Program Abstract, p. 2 - 7, June, 1991.
30. K. Picone, S. Batra, K. Park, M. Lobo, S. Bhattacharya, J. Lee and S. Banerjee, "Leakage Characteristics and Lateral Uniformity of Ultra-Shallow Junctions Formed Using Polysilicon and Amorphous Silicon Diffusion Source," Electronic Materials Conference, June, 1991
31. H. Hwang, W. Ting, D. L. Kwong, J. Lee, "Electrical and Reliability Characteristics of Submicron nMOSFET's with Oxynitride Gate Dielectrics Prepared by Rapid Thermal Oxidation in N₂O," Device Research Conference, p. IVB-6 - IVB-7, June, 1991.
32. C. Sudhama, V. Chikarmane, J. Kim, J. Lee and A. Tasch, "Electrically Induced Improvement in the Properties of Thin Ferroelectric Films for NVRAM and DRAM Cells," Proceedings of the 10th Annual Symposium on Electronic Materials, Processing and Characterization Conference, June 3-4, 1991.
33. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "Electrical Characteristics and Structure Property Relationships in DC-Magnetron Sputtered PZT Thin Film Capacitors Annealed in Oxygen and Nitrogen Ambient for ULSI DRAM Applications, " 10th Annual Symposium on Electronic Materials Processing and Characterization, June 1991.
34. C. Maziar and J. Lee, "Team Teaching a Multi-Section Introductory Electronics Course," Proceedings of the 1991 Frontiers in Education Conference, p.709 West Lafayette, IN, September 21-24, 1991.
35. V. Chikarmane, J. Kim, C. Sudhama, J. Lee and A. Tasch, "Growth and Electrical Characterization of Pb(Zr_xTi_{1-x})O₃ Thin Films for Memory Applications," 3rd Annual New Mexico Symposium on Ceramics and Advanced Materials, October 24, 1991.
36. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "Effects of Post-deposition Annealing Ambient on the Electrical Characteristics and Phase-Transformation Kinetics of Sputtered Lead Zirconate Titanate (65/35)Thin Film Capacitors," American Vacuum Society 38th Annual Symposium, Seattle, WA, November, 1991.

37. C. Sudhama, J. Kim, V. Chikarmane, J. Lee and A. Tasch, "The Effects of La Doping on the Electrical Properties of Sol-Gel Derived Ferroelectric Lead-Zirconate-Titanate (PZT) for ULSI DRAM Application," American Vacuum Society 38th Annual Symposium, Seattle, WA, November 1991.
38. V. Chikarmane, C. Sudhama, J. Kim, J. Lee and A. Tasch, "The Role of the PZT-Pt Interface in the Anomalous Phase Transformation Kinetics in Sputtered Thin Film Capacitors at sub-200nm Thicknesses," Proceeding of the Fall Meeting of the Materials Research Society, Vol. 243, p. 367 - 372, December 1991.
39. C. Sudhama, J. Kim, V. Chikarmane, J. Lee and A. Tasch, "Polarity and Area Dependence of Reliability Characteristics of Sputtered and Sol-Gel Derived Thin PLZT Films for DRAM Applications," Proceeding of the Fall Meeting of the Materials Research Society, Vol. 243, p. 147 - 152, December 1991.
40. V. Chikarmane, J. Kim, C. Sudhama, J. Lee and A. Tasch, "The Dependence of Device Electrical Properties on the Zr/Ti Ratio in Reactively Sputtered Ferroelectric $Pb(Zr_xTi_{1-x})O_3$ Thin Films for Memory Applications," Minerals, Metals and Materials Society (TMS) Annual Meeting, San Diego, CA, March 1992.
41. J. Lee, V. Chikarmane, C. Sudhama, J. Kim and A. Tasch, "Sputtered PZT Thin Films for Memory Applications," 4th International Symposium on Integrated Ferroelectrics, Monterey, CA, March 1992, Invited Paper.
42. W. Chen, J. Lin, S. Banerjee and J. Lee, "Thermal Stability of Cobalt Disilicide for Self-Aligned Silicide Applications," Spring Meeting of Materials Research Society, Mat. Res. Soc. Symp. Proc., vol. 260, p.163 - 167, April 1992.
43. J. Lin, W. Chen, S. Banerjee and J. Lee, "Study of SITOX (Silicidation Through OXide) Process and its Application to Advanced CMOS Devices," Spring Meeting of Materials Research Society, Mat. Res. Soc. Symp. Proc., vol. 260, p.623 - 628, April 1992.
44. M. Hao, J. Lee, I.C. Chen and C. Teng, "Reliability of Submicron MOSFET's with Deposited Gate Oxides Under F-N Injection and Hot-Carrier Stress," Spring Meeting of Materials Research Society, Mat. Res. Soc. Symp. Proc., vol. 265, p. 237 - 242, Sept. 1992.
45. H. Hwang and J. Lee, "Excellent Boron Diffusion Barrier Characteristics of Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in N_2O ," Spring Meeting of Materials Research Society, April 1992.
46. B. Maiti and J. Lee, "Electrical and Reliability Characteristics of Silicon-Rich Oxide for Non-volatile Memory Applications," Spring Meeting of Materials Research Society, vol. 265, p. 255 - 260, April 1992.

47. J. Kim, V. Chikarmane, C. Sudhama, J. Lee and A. Tasch, "The Impact of Device Asymmetry on the Fatigue-Endurance of Ferroelectric PZT for Memory Applications," Spring Meeting of Materials Research Society, vol. 265, p. 313 - 318, April 1992.
48. B. Maiti and J. Lee, "Highly-Reliable Stacked Thermal/LPCVD Oxides for Ultrathin Gate Dielectric Applications," Spring Meeting of Materials Research Society, vol. 265, p. 261 - 266, April 1992.
49. C. Sudhama, J. Kim, V. Chikarmane, R. Khamankar, J. Lee and A. Tasch, "Optimization of Pb Compensation with Thickness-Scaling of Thin Sputtered PZT Films in the 200nm Range for Memory Applications," Electronic Materials Conference, June 1992.
50. J. Lin, W. Chen, S. Banerjee and J. Lee, "Cobalt Disilicide as a Dopant Source for Polysilicon Gates in MOS Devices," Electronic Materials Conference, June 1992, Journal of Electronic Materials, vol. 22, No. 6, p. 667 - 673, 1993.
51. B. Maiti and J. Lee, "A New Low-Thermal Budget Process for Ultrathin Oxynitride Dielectric," Electronic Materials Conference, June 1992.
52. J. Kim, V. Chikarmane, C. Sudhama, R. Khamankur and J. Lee, "The Enhancement of Lifetime of Sputtered Lead Zirconate Titanate Thin Film Capacitors Under A.C. Stressing," Electronic Materials Conference, June 1992.
53. V. Chikarmane, C. Sudhama, J. Kim, R. Khamankar and J. Lee, "Sputtered ZPT Thin Films with Low-Thermal Budget for I.C. Applications," Electronic Materials Conference, June 1992.
54. B. Maiti, M.Y. Hao and J. Lee, "Incorporation of Nitrogen into Oxynitride Dielectrics through Thermal Nitridation of Silicon," Spring Meeting of Materials Research Society, vol. 309, p.3 - 8, 1993.
55. W. Chen, J. Lin, S. Banerjee and J. Lee, "The Impact of Pre-Silicidation Heat Treatment and Dopant Effects on the Thermal Stability of CoSi_2 Polycide during Rapid Thermal Annealing," Materials Research Society Symposia Proceeding, vol. 303, p. 81 - 86, 1993.
56. W. Chen J. Lin, S. Banerjee and J. Lee, "Using CoSi_2 /Polysilicon Polycide Structure as a Gate Diffusion Source in Rapid Thermal Processing," Materials Research Society Symposia Proceeding, vol. 303, p. 271 - 276, 1993.
57. J. Lin, W. Chen, S. Banerjee and J. Lee, "Enhanced Boron Diffusion in Silicon Using CoSi_2 Diffusion Source and Rapid Thermal Processing," Materials Research Society Symposia Proceeding, vol. 303, p. 265 - 270, 1993.

58. J. Kim, C. Sudhama, R. Khamankar and J. Lee, "Ultra-Thin (65nm) Sputtered PZT Films for ULSI DRAMs," Materials Research Society Symposium Proceedings, vol. 310, p.473 - 478, 1993.
59. J. Kim, R. Khamankar, C. Sudhama, J. Lee, S. Summerfelt and B. Gnade, "Investigation of Electrode Materials for Metal-Ferroelectrics-Pt Capacitors for DRAM Applications," 184th Meeting of Electrochemical Society Meeting, Extended Abstracts, vol. 93-2, p. 269 - 270, Oct. 1993.
60. W. M. Chen, J. C. Lee, and M. R. Frost, " Silicided p-n junction fabricated by silicidation through silicon buffer layer and dopant drive-out process ," Mat. Res. Soc. Symp. Proc., vol. 320, p. 47 - 51, 1993.
61. J. Lee, C. Sudhama, J. Kim and R. Khamankar, "High Dielectric Constant Ferroelectric Thin Films for DRAM Applications," International Conference on Solid State Devices and Materials, Chiba, Japan, 1993(Invited Paper).
62. C. Sudhama, R. Khamankar, J. Kim, J. C. Lee, P. D. Maniar, R. Moazzami, R. E. Jones and C. J. Mogab, "Novel Methods for the Reliability Testing of Ferroelectric DRAM Storage Capacitors," 32nd Annual IEEE International Reliability Physics Proceedings, p. 238 - 242, 1994.
63. J. Kim, C. Sudhama, R. Khamankar, B. Jiang, J. Lee, P. Maniar, R. Moazzami, R. Jones and C. J. Mogab, "La Doped PZT Thin Films for Gigabit DRAM Technology," 1994 Symposium on VLSI Tech. Digest, Honolulu, June 1994 and published in VLSI Tech. Digest, p. 151 - 152, 1994.
64. R. Khamankar, J. Kim, C. Sudhama and J. Lee, "Effect of Deposition Temperature on Material and Electrical Properties of PZT Thin Films for DRAM Applications," International Symposium on Integrated Ferroelectrics, 1994, published in Integrated Ferroelectrics, 1994.
65. K. Lai, M. Y. Hao, W. M. Chen, and J. Lee, "Surface Cleaning Effects on Reliability for Devices with Ultrathin Oxides or Oxynitrides," Proceedings of SPIE Conference on Microelectronics Manufacturing '94, vol. 2334, p. 137-143, Oct. 1994.
66. R. Khamankar, J. Kim, B. Jiang, and J. Lee, "Effects ac Stress on Charge and Voltage Decay Rates of PZT Thin Film Capacitors for DRAM Applications," Material Research Symposium Fall Meeting, Boston, MA, Nov. 1994.
67. B. Jiang, J. Kim, R. Khamankar, I. Lee, and J. Lee, "Effects of Electron-beam Irradiation on PZT/PLZT Thin Film Capacitors," Material Research Symposium Fall Meeting, Boston, MA, Nov. 1994.

68. J. Kim, B. Jiang, R. Khamankar, I. Lee, J. Lee, P. Maniar, R. Moazzami, and R. Jones, "Effects of Microstructure on the Electrical Characteristics of Sol-Gel Derived PZT Thin Films," Material Research Symposium Fall Meeting, Boston, MA, Nov. 1994
69. R. Khamankar, J. Kim, B. Jiang, J. Lee, P. Maniar, R. Moazzami, R. Jones, "Impact of Process Damages on Performance of High Dielectric Constant PLZT Capacitor for ULSI DRAM Applications," IEEE International Electron Devices Meeting Technical Digest, p. 337 - 339, Dec. 1994.
70. M. Y. Hao, K. Lai, W. M. Chen and J. Lee, "Reliability Characteristics and Surface Preparation Technique for Ultra-thin (33 Å - 87 Å) Oxides and Oxynitrides," IEEE International Electron Devices Meeting Technical Digest, p. 601 - 603, Dec. 1994.
71. W. M. Chen, J. Lin and J. Lee, "A Novel CoSi₂ Thin Film Process with Improved Thickness Scalability and Thermal Stability," IEEE International Electron Devices Meeting Technical Digest, p. 691 - 695, Dec. 1994.
72. K. Lai, A. Chou, K. Kumar, P. Chowdhury, M. Hao, W. Chen, M. Gardner, J. Fulford and J. Lee, "Breakdown Mechanisms and Stress-Induced Leakage Current in Ultra-thin Oxides and N₂O Oxynitrides," Eleventh Biennial University/ Government / Industry Microelectronics Symposium, May 1995.
73. C. Sudhama, J. Kim, V. Chikarmane, R. Khamankar, J. Lee and A. Tasch, "Optimization of Pb Compensation with Thickness-Scaling of Thin Sputtered PZT Films in the 200nm Range for Memory Applications," Journal of Electronic Materials.
74. R. Khamankar, B. Jiang, R. Tsu, W. Hsu, J. Nulman, S. Summerfelt, M. Anthony and J. Lee, "A Novel Low-Temperature Process for High Dielectric Constant BST Thin Films for ULSI DRAM Applications," presented at the 1995 Symposium on VLSI Technology, Kyoto, Japan, May 1995 and published in VLSI Techn. Digest, p. 127 - 128, 1995.
75. Jack C. Lee, Anthony Chou, Kafai Lai and Kiran Kumar, "N₂O-Based tunnel oxides", Proceedings of SPIE Conference on Microelectronics Manufacturing '95, vol. 2636, p. 182.
76. Kafai Lai, Anthony Chou, Kiran Kumar, Mark Gardner, Jim Fulford, and Jack C. Lee, "Effects of gate doping species, concentration, and microstructure on the electrical and reliability characteristics of ultrathin oxides and N₂O-oxynitrides", Proceedings of 1995 International Semiconductor Device Research Symposium, Dec. 1995.
77. Kafai Lai, Kiran Kumar, Anthony I. Chou, and Jack C. Lee, "Effects of oxide exposure, photoresist and dopant activation on the plasma damage immunity of

- ultrathin oxides and oxynitrides", Tech. Dig. IEEE Int. Elec. Dev. Mtg. Tech. Dig., p. 319, 1995.
78. T. Chen, V. Balu, B. Jiang, S. Kuah and J. Lee, "Stability of Reactive DC-Sputtered Ir and IrO₂ Thin Films in Various Ambients," presented at the Int. Symp. on Integrated Ferroelectrics, March 18-20, Tempe, AZ, 1996 and published in ISIF Extended Abstract, p. 48C, 1996.
 79. B. Jiang and J. Lee, "Modeling Ferroelectric Capacitor Switching Using Parallel-Element Model," presented at the Int. Symp. on Integrated Ferroelectrics, March 18-20, Tempe, AZ, 1996 and published in ISIF Extended Abstract, p. 49C, 1996.
 80. V. Balu, T. Chen, B. Jiang, S. Kuah and J. Lee, P. Chu, R. Joens, P. Zurcher, D. Taylor and S. Gillespie, "Electrode Materials for Ferroelectric Capacitors: Properties of Reactive DC Sputtered IrO₂ Thin Films," 1996 Materials Research Society Spring Meeting, San Francisco, CA, April 8-12, 1996; abstract no. T4.3, 1996 MRS Abstract Proceeding, p. 337, 1996 and published in MRS Symposium Proceedings, Ferroelectric thin films V, p.169, 1996.
 81. B. Jiang, V. Balu, T. Chen, S. Kuah, and J. Lee, "Polarization Relation in PZT/PLZT Thin Film Capacitors," 1996 Materials Research Society Spring Meeting, San Francisco, CA, April 8-12, 1996; abstract no. T6.3, 1996 MRS Abstract Proceeding, p. 340, 1996.
 82. B. Jiang, V. Balu, T. Chen, Jack Lee, P. Chu, R. Jones, P. Zurcher, D. Taylor, M. Kottke, and S. Gillespie, "A New Electrode Technology for High-Density Nonvolatile Ferroelectric (SrBi₂Ta₂O₉) Memories," presented at the 1996 Symposium on VLSI Technology, Honolulu, June 1996 and published in VLSI Techn. Digest, p. 26-27, 1996.
 83. C. Lin, A. Chou, K. Kumar, P. Chowdhury, and J. C. Lee, "Leakage current, reliability characteristics and boron penetration of ultra-thin (32-36Å) O₂-oxide and N₂O/NO-Oxynitrides, Tech. Dig. IEEE Int. Elec. Dev. Mtg. Tech. Dig., 1996, p-331.
 84. C. Lin, A. Chou, B. Doyle, H. R. Soleimani, and J. C. Lee, "Effect of nitrogen implant on gate oxide reliability," 27th IEEE Semiconductor Interface Specialists Conference, San Diego, CA, 1996.
 85. Tung-Sheng Chen, Venkatasubramani Balu, Bo Jiang, Shao-Hong Kuah, and Jack Lee, "Stability of reactive DC-sputtered Ir and IrO₂ thin films in various ambients," International Symposium on Integrated Ferroelectrics (ISIF), 1996.
 86. Tung-Sheng Chen, Daniel Hadad, Venkatasubramani Balu, Bo Jiang, Shao-Hong Kuah, Paul McIntyre, Scott Summerfelt, Mark Anthony, and Jack Lee, "Ir-electroded BST thin film capacitors for 1 giga-bit DRAM application," Tech. Dig. IEEE Int. Elec. Dev. Mtg. (IEDM), p. 679, 1996.

87. Shaohong Kuah, Venkatasubramani Balu, Tung-Sheng Chen, Bo Jiang, Daniel Hadad, Bruce White, Robert Jones, Peter Zurcher, Bradley Melnick, Sherry Gillespie and Jack C. Lee, "Interaction of Ir and IrO₂ Thin Films with Polysilicon, W and WSi_x". The 9th International Symposium on Integrated Ferroelectrics (ISIF), p. 150C, Mar 2-5, 1997.
88. Daniel Hadad, Tung-Sheng Chen, Venkatasubramani Balu, Bo Jiang, ShaoHong Kuah, Paul McIntyre, Scott Summerfelt, Mark Anthony and Jack C. Lee, "The Effects of Forming Gas Anneal on the Electrical Characteristics of Ir-Electroded BST Thin Film Capacitors" The 9th International Symposium on Integrated Ferroelectrics (ISIF), p. 152C, Mar 2-5, 1997.
89. A. Chou, C. Lin, K. Kumar, P. Chowdhury, M. Garder, M. Gilmer, J. Fulford, and J. C. Lee, "The effects of nitrogen implant into gate electrode on the characteristics of dual-gate MOSFETS with ultra-thin oxide and oxynitrides," International Reliability Physics Symposium, 1997.
90. Bo Jiang, P. Zurcher, R. Jones, S. Gillespie, and J. Lee, "Computationally Efficient Ferroelectric Capacitor Model for Circuit Simulation," presented at the 1997 Symposium on VLSI Technology, Kyoto, Japan, June 1997 and published in VLSI Tech. Digest, p. 141-142, 1997.
91. Chou, Chan Lin, Keith Zawadzki, Yongjoo Jeon, Aaron Lucas and Jack Lee, "Enhanced oxidation rate of oxynitrides during RTP in N₂O," the 28th IEEE Semiconductor Interface Specialists Conference, Charleston, SC, 1997.
92. Venkatasubramani Balu, Tung-Sheng Chen, Shylaja Katakam, Jian-Hung Lee, Bruce White, Sufi Zafar, Bo Jiang, Peter Zurcher, Robert E. Jones and Jack C. Lee, "Dielectric Dispersion in Barium Strontium Titanate Thin Film capacitors with Ir electrodes", Presented at the 10th International Symposium on Integrated Ferroelectrics, March 1-4, 1998, Published in the Integrated Ferroelectrics.
93. Tung-Sheng Chen, Venkatasubramani Balu, Shylaja Katakam, Jian-Hung Lee, B. White, S. Zafar, B. Jiang, P. Zurcher, R. Jones and Jack C. Lee, "Study of SrTiO₃ Thin Films on Ir Bottom Electrodes for Ultra-large scale Integrated DRAM application" Presented at the 10th International Symposium on Integrated Ferroelectrics, Mar 1-4, 1998, Published in the Integrated Ferroelectrics.
94. Tung-Sheng Chen, Venkatasubramani Balu, Shylaja Katakam, Jian-Hung Lee, Jeong Hee Han, Robert E. Jones, Sherry Gillespie and Jack C. Lee, "Dynamic Stressing Effects on Reliability of Strontium Titanate Thin Film Capacitors for High-density Memory Applications" 1998 Symposium on VLSI Technology Digest of Technical Papers, p. 54, (1998).

95. Keith Zawadzki, Wen Jie Qi, Yongjoo Jeon, Byoung Hun Lee, Aaron Lucas, Renee Nieh, and Jack Lee, "Sputtered BST Thin Films for Alternative High K Gate Dielectrics", Proceedings of American Vacuum Society Symposium, Austin, 1998.
96. Byoung Hun Lee, Yongjoo Jeon, Keith Zawadzki, Wen-Jie Qi, Renee Nieh, Aaron Lucas and Jack Lee, "Leakage characteristics of TiO₂ films", Proceedings of American Vacuum Society Symposium, Austin, 1998.
97. Yongjoo Jeon, Keith Zawadzki, Byoung Hun Lee, Venkatsubramani Balu, and Jack Lee, "Alternative Gate Dielectric with BST/TiO₂(Barrier Layer) Stacked Structure", Abstracts of MRS Symposium on Rapid thermal and Integrated Processing, San Francisco, April 10, p.370, 1998.
98. Byoung Hun Lee, Yongjoo Jeon, Aaron Lucas, Mark Gilmer, Mark Gardner, Jim Fair and Jack C. Lee, "Comparative study of TiO₂ and Ta₂O₅ on JVD nitride as an alternative gate dielectrics", 29th IEEE Semiconductor Interface Specialists Conference, December 1998.
99. Jian-Hung Lee, Venkatasubramani Balu, Tung-Sheng Chen, Jeong Hee Han and Jack C. Lee, "N₂O Processed Ferroelectric Thin Films", MRS Symposium Proceedings, Ferroelectric thin films VII, 1998.
100. Yongjoo Jeon, Byoung Hun Lee, Keith Zawadzki, Wen-Jie Qi, Aaron Lucas, Renee Nieh and Jack Lee, "Effect of Barrier layer on the Electrical and Reliability Characteristics of High-k gate dielectric films", IEEE Tech. Dig. Of International Electron Devices Meeting, p. 707, December 1998.
101. Jeong Hee Han, Venkatasubramani Balu, Jian-Hung Lee, Razak Mohammedali, Sundar Gopalan, Chun-Hui Wong and Jack C. Lee, "Effect of N₂O on RF-magnetron sputtered SrTiO₃ films for ULSI DRAM application," Presented at the 11th International Symposium on Integrated Ferroelectrics, March 1999.
102. Renee Nieh, Wen-Jie Qi, Yongjoo Jeon, Byoung Hun Lee, Aaron Lucas and Jack C. Lee, "Nitrogen implantation to suppress growth of interfacial oxide in MOCVD BST and sputtered BST films", Proceedings of MRS spring meeting, 1999.
103. J. Lee, "ZrO₂ Thin Films for Gate Dielectric Applications" an Invited Talk to be presented at the Taiwan Future Development Conference, Hsin-Chu, Taiwan, June 24, 1999.
104. J. Lee, "ZrO₂ and Zr-Silicate Ultra-thin Gate Dielectrics" an Invited Talk to be presented at the SEMATECH Gate Stacked Workshop, Austin TX, July 22, 1999.
105. J. Lee, "High-K Gate Dielectrics" an Invited Talk to be presented at the SPIE's 1999 Symposium and Education Program on Microelectronic Manufacturing, Santa Clara, CA September 22, 1999.

106. J. Lee, "High-K Films for Gate Dielectric" an Invited Talk to be presented at the First International Workshop on Dielectric Thin Films for Future ULSI Devices: Science and Technology, Tokyo, Japan, October 22-23, 1999.
107. B. Lee, L. Kang, W. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. Lee, "Ultrathin Hafnium oxide with Low Leakage and Excellent Reliability for Alternative Gate Dielectric Application," IEEE Tech. Dig. Of International Electron Devices Meeting, p. 133, December 1999.
108. W. Qi, R. Nieh, B. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Banerjee, and J. Lee, "MOSCAP and MOSFET Characteristics Using ZrO₂ Gate Dielectric Deposited Directly on Si", IEEE Tech. Dig. Of International Electron Devices Meeting, p. 145, December 1999.
109. L. Kang, B. Lee, W. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. Lee, "Highly Reliable Thin Hafnium Oxide Gate Dielectric," presented at the Materials Research Symposium, Fall 1999.
110. B. Lee, L. Kang, W. Qi, R. Nieh, Y. Jeon, and J. Lee, "Electrical Characteristics of Ultra-Thin Hafnium Oxide Gate Dielectric", Proceedings of the 30th IEEE Semiconductor Interface Specialists Conference, December 1999.
111. W. Qi, R. Nieh, B. Lee, L. Kang, Y. Jeon and J. Lee, "Study on ZrO₂ Deposited Directly on Si as an Alternative Gate Dielectric Material", Proceedings of Materials Research Symposium, vol. 606, 2000.
112. W. Qi, K. Zawadzki, R. Nieh, Y. Jeon, B. Lee, A. Lucas, L. Kang, and J. Lee, "A study on Hysteresis Effect of Barrium Strontium Titanate Thin Films for Alternative Gate Dielectric Application," Proceedings of Materials Research Symposium, vol. 606, 2000.
113. W. Qi, R. Nieh, B. Lee, L. Kang, Y. Jeon, K. Onishi, S. Gopalan, and J. Lee, "Temperature Effect on the Reliability of ZrO₂ Gate Dielectric Deposited Directly on Silicon," IEEE International Reliability Physics Symposium, p. 72, April 2000.
114. Wen-Jie Qi, Byoung Hun Lee, Renee Nieh, Laegu Kang, Yongjoo Jeon, Katsu Onishi, and Jack C. Lee, "High-k gate dielectrics", Proc. SPIE Vol. 3881, p. 24-32, Microelectronic Device Technology III, 2000.
115. Laegu Kang, Yongjoo Jeon, Katsunori Onishi, Byoung Hun Lee, Wen-Jie Qi, Renee Nieh, Sundar Gopalan, and Jack C. Lee, "Single-layer Thin HfO₂ Gate Dielectric with n+-Polysilicon Gate," Symposium on VLSI Technology, pp. 44, 2000.
116. Wen-Jie Qi, Renee Nieh, Byoung Hun Lee, Katsunori Onishi, Laegu Kang, Yongjoo Jeon, Jack C. Lee, Vidya Kaushik, Bich-Yen Neuyen, Lata Prabhu, Kurt Eigenbeiser,

- and Jeff Finder,”Performance of MOSFETs with ultra-thin ZrO₂ and Zr silicate gate dielectrics,” Symposium on VLSI Technology, pp. 40, 2000.
117. Y. -Y. Fan, S. Mudani, W. Qi, J. C. Lee, A. F. Tasch, L. F. Register, and S. K. Banerjee, “Modeling high k gate current from p-type Si inversion layers”, Proceedings of 58th Device Research Conference, p.63, 2000.
 118. T. Ngai, W. J. Qi, X. Chen, R. Sharma, J. L. Fretwell, J. C. Lee, S. K. Banerjee, “SiGe and Si PMOSFET’s characteristics with ZrO₂ gate dielectric”, Proceedings of 58th Device Research Conference, p.21, 2000.
 119. J.M. Leng, S.Li, J.L. Opsal, B.H. Lee, and J.C. Lee, "Interface between c-Si and the High-k dielectric HfO₂: Characterization by rotating compensator spectroscopic ellipsometry (RCSE)", Proceedings of the First International Conference on Microelectronics and Interfaces, 2000.
 120. Renee Nieh, Wen-Jie Qi, Byoung Hun Lee, Laegu kang, Yongjoo Jeon, Katsunori Onishi, and Jack C. Lee, "Processing effect and electrical characteristics of ZrO₂ formed by RTP oxidation of Zr", ECS spring meeting, Ontario, 2000.
 121. J. Lee, “ZrO₂ and HfO₂ Gate Dielectrics,” an Invited Talk at PASSS Symposium, Portland OR August 18, 2000.
 122. J. Lee, “Ultra-thin High-K Gate Dielectrics,” an Invited Talk at IBM Yorktown Research Center Seminar Series, NY September 28, 2000.
 123. J. Lee, “Reliability Issues of ZrO₂ and HfO₂ for Gate Dielectrics Applications,” an Invited Talk at the SRC Topic Research Conference, Stanford CA October 30-Nov. 1, 2000.
 124. Laegu Kang, Katsunori Onishi, Yongjoo Jeon, Byoung Hun Lee, Changseok Kang, Wen-Jie Qi, Renee Nieh, Sundar Gopalan, Rino Choi, and Jack C. Lee, “MOSFET Devices with Polysilicon on Single-Layer HfO₂ High-K Dielectrics,” International Electron Devices Meeting, IEDM Technical Digest, p. 35, 2000.
 125. Byoung Hun Lee, Rino Choi, Laegu Kang, Sundar Gopalan, Renee Nieh, Katsunori Onishi, Yongjoo Jeon, Wen-Jie Qi, Changseok Kang, and Jack C Lee, "Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8-12Å)", International Electron Devices Meeting, IEDM Technical Digest, p. 39, 2000.
 126. J. Lee, “Scaling of Gate Dielectrics and the Impact of High-K Dielectrics,” an Invited Talk at The ULIS'2001 Workshop (2nd European Workshop on Ultimate Integration of Silicon) Grenoble, France January 18-19, 2001.

127. J. Lee, "High-Dielectric Gate Dielectrics" an Invited Talk at the 6th Workshop on Formation, Characterization and Reliability of Ultrathin Silicon Oxide, held at Atagawa, Sizuoka, Japan, p. 55, January 26-27, 2001.
128. J. Lee, "Alternative Gate Dielectrics for Future CMOS Devices" an Invited Talk at the Cypress Semiconductor Workshop, San Jose, CA March 7, 2001.
129. J. Lee, "Future Gate Dielectrics Materials" an Invited Talk in the "Rapid Thermal and Other Short-Time Processing Technologies" Session at the 199th Electrochemical Society (ECS) Meeting, Washington D.C., March 25-30, 2001.
130. J. Lee, "High-K Gate Dielectric Devices" (keynote speaker) 2001 Symposium on Nano Device Technology, Hsinchu, Taiwan, April 23-25, 2001.
131. R. Choi, C. Kang, B. Lee, K. Onishi, R. Nieh, S. Gopalan, E. Dharmarajan, and J. Lee, "High-Quality Ultra-thin HfO₂ Gate Dielectric MOSFETs with TaN Electrode and Nitridation Surface Preparation," Tech. Dig. of Symposium on VLSI Technology (Highlight Session), p. 15, June 2001.
132. K. Onishi, L. Kang, R. Choi, E. Dharmarajan, S. Gopalan, Y. Jeon, C. Kang, B. Lee, R. Nieh, and J. Lee, "Dopant Penetration Effects on Polysilicon Gate HfO₂ MOSFETs," Tech. Dig. of Symposium on VLSI Technology, p. 131, June 2001.
133. T. Ngai, K. Onishi, R. Choi, C. Kang, J. Fretwell, X. Chen, J. Chen, J. Lee and S. Banerjee, "Electrical Properties of HfO₂ Gate Dielectric on SiGe," Electronic Materials Conference, June 2001.
134. J. Lee, "High-K Gate Dielectrics: ZrO₂ and HfO₂" an Invited Talk presented at the Distinguished Lectures Series of the Electron Devices Society, Kansai Chapter, Kyoto, Japan, June 15, 2001.
135. Easwar Dharmarajan, Wen-Jie Qi, Renee Nieh, Laegu Kang, Katsunori Onishi, and Jack C. Lee, "Ultra-Thin Zirconium Silicate Films With Good Physical and Electrical Properties for Gate Dielectric Applications," MRS fall meeting 2000.
136. Renee Nieh, Katsunori Onishi, Rino Choi, Hag-Ju Cho, Chang Seok Kang, Sundar Gopalan, Siddarth Krishna, and Jack C. Lee, "Performance Effects of Two Nitrogen Incorporation Techniques on TaN/HfO₂ and poly/HfO₂ MOSCAP and MOSFET Devices" 1st International Workshop on Gate Insulator (IWGI) Tokyo, p. 70, Japan, November 1-2, 2001.
137. S. Gopalan, E. Dharmarajan, K. Onishi, R. Nieh, C. S. Kang, R. Choi, H-J. Cho and J. C. Lee, "Ultra-thin Hafnium Silicate films with TaN and Polysilicon gates for gate dielectric application", IEEE Semiconductor Interface Specialist Conference (SISC) Proceedings, p. 11, November 2001.

138. H. Cho, C. Kang, K. Onishi, S. Gopalan, R. Nieh, E. Dharmarajan, and J. Lee, "Novel Nitrogen Profile Engineering for Improved TaN/ HfO₂/Si MOSFET Performance" International Electron Devices Meeting (IEDM Technical Digest), p. 655, 2001.
139. K. Onishi, C. Kang, R. Choi, H. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. Lee, "Reliability Characteristics, including NBTI, of Polysilicon Gate MOSFET's," International Electron Devices Meeting (IEDM Technical Digest), p. 659, 2001.
140. J. Lee, "High-K Gate Dielectrics (HfO₂ and ZrO₂), Semicon Korea Technical Program Digest, p. 155, February 2002.
141. C.M. Osburn, S.K. Han, I. Kim, S. Campbell, E. Garfunkel, T. Gustafson, J. Hauser, T.-J. King, A. Kingon, D.-L. Kwong, S.J. Lee, C.H. Lee, J. Lee, C.S. Kang, K. Onishi, R. Choi, G. Lucovsky, J.G. Hong, T.P. Ma, W. Zhu, Z. Luo, J.P. Maria, D. Wicaksana, V. Misra, J.J. Lee, Y.S. Suh, G. Parsons, D. Niu, and S. Stemmer, "Integration Issues with High k Gate Stacks" an invited to VLSI Symposium of The Electrochemical Society Meeting, Spring 2002.
142. C. Kang, H. Cho, K. Onishi, R. Choi, R. Nieh, S. Gopalan, S. Krishnan, and J. Lee, "Improved Thermal Stability and Device Performance of Ultra-thin (EOT < 10 Å) Gate Dielectric MOSFET's by Using Hafnium Oxynitride (HfO_xN_y)," 2002 Symposium on VLSI Technology, p. 146, June 2002.
142. R. Nieh, S. Krishnan, H. Cho, C. Kang, S. Gopalan, K. Onishi, R. Choi, and J. Lee, "Comparison between ultra-thin ZrO₂ and ZrO_xN_y gate dielectrics in TaN or poly-gated NMOSCAP and NMOSFET devices," 2002 Symposium on VLSI Technology, p. 186, June 2002.
143. K. Onishi, C. Kang, R. Choi, H. Cho, S. Gopalan, R. Nieh, S. Krishnan, and J. Lee, "Effects of High-Temperature Forming Gas Anneal on HfO₂ MOSFET Performance," The 2002 Symposium on VLSI Technology, p. 22, June 2002.
144. Q. Lu, H. Takeuchi, X. Meng, T. King, C. Hu, K. Onishi, H. Cho, and J. Lee, "Improved Performance of Ultra-thin HfO₂ CMOSFETs Using Poly-SiGe Gate," 2002 Symposium on VLSI Technology, p. 86, June 2002.
145. K. Onishi, C. Kang, R. Choi, H. Cho, S. Gopalan, R. Nieh, S. Krishnan and J. Lee, "Charging Effects on Reliability of HfO₂ Devices with Polysilicon Gate Electrode," Proceeding of International Reliability Physics Symposium, pp. 419-420, 2002.
146. Q. Lu, H. Takeuchi, R. Lin, T. King, C. Hu, K. Onishi, R. Choi, C. Kang and J. Lee, "Hot Carrier Reliability of n-MOSFET with Ultra-thin HfO₂ Gate Dielectric and Poly-Si Gate," 2002 International Reliability Physics Symposium Proceedings, p429 (2002).

147. R. Choi, K. Onishi, C. S. Kang, R. Nieh, S. Gopalan, H.-J. Cho, S. Krishnan, and J. C. Lee, "High Quality MOSFETs Fabrication with HfO₂ Gate Dielectric and TaN Gate Electrode", 60th Device Research Conference at the University of California, Santa Barbara, June 24-26, 2002, p. 193.
148. S. Gopalan, R. Choi, K. Onishi, R. Nieh, C. Kang, H. Cho, S. Krishnan, and J. Lee, "Impact of NH₃ Pre-treatment on the Electrical and Reliability Characteristics of Ultra-thin Hafnium Silicate Films Prepared by Re-oxidation Method," 60th Device Research Conference at the University of California, Santa Barbara, June 24-26, 2002, p. 195.
149. K. Onishi, R. Choi, C. Kang, H. Cho, Y. Kim, R. Nieh, J. Han, S. Krishnan, A. Shahriar and J. Lee, "Charge Trapping and Interfacial Degradation of Polysilicon Gate HfO₂ NMOSFET's," Gate Stack Engineering Working Group Symposium, October 16-18, 2002.
150. J. Lee, "Nitrogen Incorporation and High-Temperature Forming Gas Anneal for High-K Gate Dielectrics," an Invited Paper in 202nd Meeting of the Electrochemical Society, p. 171, October 20-25, 2002.
151. J. Lee, "Effects of Interface States and Charge Trapping on Performance of High-K Dielectric Devices," an Invited Paper in the 33rd IEEE Semiconductor Interface Specialists Conference, December 5-7, 2002.
152. C. Kang, H. Cho, K. Onishi, R. Choi, Y. Kim, R. Nieh, J. Han, S. Krishnan and J. Lee, "Nitrogen Concentration Effects and Performance Improvement of MOSFETs Using Thermally Stable HfO_xN_y Gate Dielectrics," International Electron Devices Meeting (IEDM), p. 865, December 2002.
153. Y. Kim, K. Onishi, C. Kang, R. Choi, H. Cho, R. Nieh, J. Han, S. Krishnan and J. Lee, "Hard and Soft-Breakdown Characteristics of Ultra-Thin HfO₂ Under Dynamic and Constant Voltage Stress," International Electron Devices Meeting (IEDM), p. 629, December 2002.
155. R. Choi, K. Onishi, C. Kang, S. Gopalan, R. Nieh, Y. Kim, J. Han, S. Krishnan, H. Cho, A. Shahriar, and J. Lee "Fabrication of High Quality Ultra-thin HfO₂ Gate Dielectric MOSFETs Using Deuterium Anneal," International Electron Devices Meeting (IEDM), p. 613, December 2002.
156. Y. H. Kim, K. Onishi, C. S. Kang, R. Choi, H. -J. Cho, S. Krishnan, M. Akbar, and J. C. Lee, "Dynamic Reliability Characteristics of Ultra-Thin HfO₂," Highlight Session of 2003 International Reliability Physics Symposium, p. 46, March 2003.
157. H. Cho, C. Kang, M. Akbar, K. Onishi, Y. Kim, R. Choi, and J. Lee, "Application of Top HfSiON Layer for Improved Poly-Gated HfO₂ PMOSFET Performance," the 61st Device Research Conference (section II.B), p. 37, June 23-25, 2003.

158. Y. H. Kim, K. Onishi, C. S. Kang, R. Choi, H. -J. Cho, M. S. Akbar, and J. C. Lee, "Polarity Dependence of the Reliability Characteristics of HfO₂ with Poly-Si Gate Electrode", the 61st Device Research Conference proceeding (DRC), p.57, 2003.
159. Y. H. Kim, K. Onishi, C. S. Kang, R. Choi, H. -J. Cho, and J. C. Lee, "The Effects of Forming Gas Anneal Temperature and Dielectrics Leakage Current on TDDB Properties of HfO₂ Devices" Electrochemical Society Proceeding (ECS), October 2003.
160. H.-J. Cho, C.Y. Kang, C.S. Kang, Y.H. Kim, R. Choi, A. Shahriar, C.H. Choi, S.J. Rhee and J. C. Lee, "Effects of NH₃ Annealing on High-k HfSiON/HfO₂ Gate Stack Dielectrics," Electrochemical Society Proceeding (ECS), October 2003.
161. C.S. Kang, H.-J. Cho, Y.H. Kim, R. Choi, A. Shahriar, C.Y. Kang, C.H. Choi, S.J. Rhee and J. C. Lee, "Characterization of resistivity and work function of sputtered-TaN film for gate electrode applications," Electrochemical Society Proceeding (ECS), October 2003.
162. Jack C. Lee, "Hf-based Dielectrics and Reliability" Invited Paper presented at the SRC Topical Research Conference, October 2003.
163. J. Lee, "Hf-based High-K Dielectrics" Invited Paper presented at the International Workshop on Gate Insulator, Tokyo, Japan, Nov. 2003.
164. Y. H. Kim, R. Choi, R. Jha, J.H. Lee, V. Misra and J. C. Lee, "Interface Tunneling Mechanism of HfO₂ /Dual Metal Gate Stack with Varying Interface Layer Thickness and Different Bias Polarities", 34th IEEE Semiconductor Interface Specialists Conference, p. 45, December 2003.
165. J. Lee, "High-K Dielectrics and MOSFET Characteristics", Invited Paper at IEEE International Electron Devices Meeting, Section 4, no. 4, p. 95, December 2003.
166. H. Cho and J. Lee, "The Effects of Nitrogen in HfO₂ for Improved MOSFET Performance" presented at the 2003 International Semiconductor Device Research Symposium, Washington D.C. December 2003.
167. C.M. Osburn, S.A. Campbell, E. Eisenbraun, E. Garfunkel, T. Gustafson, A. Kingon, D.-L. Kwong, J. Lee, G. Lucovsky, T.P. Ma, J.P. Maria, V. Misra, G. Parsons, D. Schlom, and S. Stemmer, "Materials and Processes for High k Gate Stack", International Forum on Semiconductor Technology, Paris, February 2004.
168. Y. H. Kim, R. Choi, R. Jha, J.H. Lee, V. Misra and J. C. Lee. "Effects of Gate Electrodes and Barrier Heights on the Breakdown Characteristics and Weibull Slopes of HfO₂ MOS Devices" 2004 International Reliability Physics Symposium, p. 595, 2004.

169. C. Y. Kang, H. -J. Cho, C. S. Kang, R. Choi, Y. H. Kim, S. J. Rhee, C. H. Choi, A. Shahriar and J. C. Lee, "Effects of Thin SiN Interface Layer on Transient I-V Characteristics and Stress Induced Degradation of High-k Dielectrics," 2004 International Reliability Physics Symposium, p. 587, 2004.
170. Se Jong Rhee, Young Hee Kim, Chang Yong Kang, Chang Seok Kang, Hag-Ju Cho, Rino Choi, Chang Hwan Choi, Mohammad S. Akbar, and Jack C. Lee, "Dynamic Positive Bias Temperature Instability Characteristics of Ultra-Thin HfO₂ NMOSFET," 2004 International Reliability Physics Symposium, p. 269, 2004.
171. C. S. Kang, C. Choi, C. Y. Kang, S. J. Rhee, Y. H. Kim, S. Akbar, J. Lee, "Advantage and Concerns of Si and N Incorporation", Sematech Gate Stack Workshop Digest, Sect. 1, p. 1, March 2004.
172. R. Choi, B. Lee, G. Brown, P. Zeitzoff, J. H. Sim, and J. C. Lee, "Polarity Dependence of Dielectrics Wearout Properties for Hf-based High-K Dielectrics," Sematech Gate Stack Workshop Digest, Sect. 1, p. 4, March 2004.
173. C. Choi, C.S. Kang, C. Y. Kang, R. Choi, Y. Kim, S. J. Rhee, M. Akbar and J. Lee, "The Effects of Nitrogen and Silicon Profile on High-K MOSFET Performance and Bias Temperature Instability," 2004 Symposium on VLSI Technology, p. 214, June 2004.
174. Y. Kim, R. Choi, R. Jha, J. H. Lee, V. Misra and J. Lee, "Effects of Barrier Height and the Nature of Bi-Layer Structure on the Reliability of High-K Dielectrics with Dual Metal Gate (Ru & Ru-Ta alloy) Technology," 2004 Symposium on VLSI Technology, p. 138, June 2004.
175. Rino Choi, B. H. Lee, G. Brown, P. Zeitzoff, J. H. Sim, and J. C. Lee, "Polarity dependence of FN Stress induced degradation on NMOSFETs with Polysilicon Gate and HfSiON Gate Dielectrics," to be presented at the 11th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2004), p. 21, 2004.
176. Rino Choi, Byoung Hun Lee, K. Matthews, J. H. Sim, G. Bersuker, L. Larson and Jack C. Lee, "Relaxation of FN stress induced V_{th} shift at NMOSFETs with HfSiON Gate Dielectric and TiN Gate Electrode," 62nd annual Device Research Conference (2004 DRC), p. 14, 2004.
177. Se Jong Rhee, Chang Yong Kang, Young Hee Kim, Chang Seok Kang, Hag-Ju Cho, Rino Choi, Chang Hwan Choi, Mohammad S. Akbar, and Jack C. Lee, "Threshold Voltage Instability of Ultra-Thin HfO₂ NMOSFETs : Characteristics of Polarity Dependences," 62nd annual Device Research Conference (2004 DRC), p. 101, 2004.

178. Y. H. Kim, R. Choi, R. Jha, J.H. Lee, V. Misra, and J. C. Lee, "Reliability of High-K Dielectrics and Its Dependence on Gate Electrode and Interfacial / High-K Bi-Layer Structure" to be published at the 15th European Symposium on Reliability of Electronic Devices, Failure Physics and Analysis, October 2004.
179. C. Y. Kang, R. Choi, J. H. Sim, C. Young, B. H. Lee, G. Bersuker, and Jack C. Lee, "Charge Trapping Effects in HfSiON Dielectrics on the Ring Oscillator Circuit and the Single Stage Inverter Operation," Technical Digest of International Electron Devices Meeting (IEDM), p. 485, December 2004.
180. Se Jong Rhee, Chang Seok Kang, Chang Hwan Choi, Chang Yong Kang, Siddarth Krishnan, Manhong Zhang, Mohammad S. Akbar and Jack C. Lee, "Improved Electrical and Material Characteristics of Hafnium Titanate Multi-metal Oxide n-MOSFETs with Ultra-Thin-EOT (~8Å) Gate Dielectric Application" Technical Digest of International Electron Devices Meeting (IEDM), p. 837, December 2004.
181. Se Jong Rhee, Chang Seok Kang, Chang Yong Kang, Chang Hwan Choi, Manhong Zhang, Siddarth Krishnan, Mohammad S. Akbar and Jack C. Lee "Charge Compensation Effect in Hafnium Titanate Multi-metal Oxide n-MOSFETs," IEEE Semiconductor Interface Specialists Conference, p. 50-51, 2004.
182. C. Choi, C. Y. Kang, S. Rhee, M. Akbar, S. Krishnan, M. Zhang and J. Lee, "A Suppression of Interfacial Oxide Formation by Oxygen-Scavenging Technique to Reduce EOT to < 0.7nm of "Undoped" HfO₂ / Si Gate Stacks" IEEE Semiconductor Interface Specialists Conference, 2004.
183. C. Y. Kang, R. Choi, B. H. Lee, G. Bersuker, and Jack C. Lee, "A Study of Charge Trapping Dynamics in HfSiON Dielectrics Using the Single Stage Inverter Circuit" IEEE Semiconductor Interface Specialists Conference, December 2004.
184. **Invited Paper** -Jack C. Lee , C. Kang, S. Rhee, C. Choi, S. Krishnan, I. Ok, M. Akbar, H. Kim, F. Zhu, M. Zhang, T. Lee, "Hafnium-based High-K Dielectrics" VLSI Technology (VLSI-TSA-Tech), 2005 IEEE VLSI-TSA International Symposium on Page(s):122 – 125, April 2005.
185. **Invited Paper** - Jack C. Lee, S. Rhee, C. Kang, C. Choi, S. Krishnan, I. Ok, M. Akbar, H. Kim, F. Zhu, M. Zhang, T. Lee, "Process Effects and Characterization of Hf-Based Dielectrics," Electrochemical Society 207th meeting, May 2005.
186. M. S. Akbar, Naim Moumen, Joel Barnett, Byoung-Hun Lee, and Jack C. Lee, "Effects of High-k Post Deposition Cleaning in Improving CMOS Bias Instabilities and Mobility. A Potential Issue in Reliability of Dual Metal Gate Technology", IEEE International Reliability Physics Symposium, pp. 640, 2005.
187. C. Y. Kang, S. J. Rhee, C. H. Choi, M. S. Akbar, H. -S. Kim, M. Zhang, T. Lee, I. Ok, F. Zhu, and J. C. Lee, "Effects of Optimized Nitrogen Tailoring in High-k

- dielectrics on Impurity Penetration and Stress Induced Device Degradation", IEEE International Reliability Physics Symposium, p. 628, 2005.
188. Siddarth Krishnan, Jeff J. Peterson, Chadwin D. Young, George Brown, Rino Choi, Rusty Harris, Jang Hoan Sim, Peter Zeitzoff, Paul Kirsch, Jim Gutt, Hong Jyh Li, Ken Matthews, Jack C. Lee, Byoung Hun Lee, and Gennadi Bersuker "Dominant SILC mechanisms in HfO₂/TiN Gate nMOS and pMOS transistors", and, Proceedings of 43rd Annual IEEE International Reliability Physics Symposium, Page(s): 642 – 643, 2005.
 189. Changhwan Choi, Chang Yong Kang, Se Jong Rhee, Mohammad Shahariar Abkar, Siddarth A. Krishna, Manhong Zhang, Hyungseob Kim, Tackhwi Lee, Feng Zhu, Injo Ok, Sergei Koveshnikov and Jack C. Lee, "Fabrication of TaN-gated Ultra-Thin MOSFETs (EOT <1.0nm) with HfO₂ using a Novel Oxygen Scavenging Process for Sub 65nm Application" Symposium on VLSI Technology, Kyoto, Japan, p. 226, 2005.
 190. J. Lee, "High-K Dielectrics – processes and reliability," IEEE Solid-State Circuits Society Fort Collins, Aug. 5, 2005.
 191. M. S. Akbar, Naim Moumen, Jeff Peterson, Joel Barnett, Muhammad Hussain and Jack C Lee, "Effect of Precursor Pulse Time on Charge Trapping and Mobility of ALD HfO₂", 207th Electrochemical Society (ECS) Meeting, pp. 161, 2005.
 192. Se Jong Rhee, Hyoung-Sub Kim, Chang Yong Kang, Chang Hwan Choi, Manhong Zhang, Feng Zhu, Tackhwi Lee, Injo Ok, Mohammad S. Akbar, Siddarth A. Krishnan, and Jack C. Lee, "Optimization and Reliability Characteristics of TiO₂/HfO₂ Multi-metal Dielectric MOSFETs" Symposium on VLSI Technology, Kyoto, Japan, p. 168, 2005.
 193. Se Jong Rhee, Hyoung-Sub Kim, Chang Yong Kang, Chang Hwan Choi, M. S. Akbar, Manhong Zhang, Tackhwi Lee, Injo Ok, Feng Zhu, Siddarth A. Krishnan, and Jack C. Lee, "Structural Optimization and Electrical Characteristics of Ultra-thin Gadolinium (Gd₂O₃) Incorporated HfO₂ n-MOSFETs," 63rd annual Device Research Conference (2005 DRC), p. 219, 2005.
 194. Siddarth A. Krishnan, M.A. Quevedo-Lopez, Rino Choi, Paul Kirsch, Chadwin Young, Rusty Harris, Jeff J. Peterson, Hong-Jyh Li, Byoung Hun Lee and Jack C. Lee "Charge Trapping Dependence on the Physical Structure of Ultra-thin ALD-HfSiON/TiN Gate Stacks", International Integrated Reliability Workshop (IIRW) proceedings, p. 89, October 2005.
 195. Siddarth A. Krishnan, Manuel Quevedo, Rusty Harris, Paul D. Kirsch, Rino Choi, Byoung Hun Lee, Gennadi Bersuker, Jeff Peterson, Hong-Jyh Li, Chadwin Young and Jack C. Lee, "NBTI Dependence on Dielectric Thickness in Ultra-scaled HfSiO

- Dielectric/ALD-TiN Gate Stacks”, Extended Abstracts of the 2005 International Conference on Solid State Devices and Materials, p. 23, 2005.
196. J. Lee, “Future of High-K Dielectrics” (**Invited Talk**) Electron Device Society Mini-Colloquium at UCF, p. 31, February 23-25, 2006.
 197. Chang Yong Kang, Jack Lee, “Carrier Recombination in High-k Dielectrics and its Impact on Transient Charge Effects in High-k Devices”, Advanced Gate Stack Engineering Working Group Biannual Meeting, March 2006.
 198. Feng Zhu, C.Y Kang, S.J. Rhee, C.H. Choi, S.A. Krishnan, M. Zhang, H.S. Kim, T. Lee, I. Ok, G. Thareja, and J.C. Lee, "Improving carrier mobility and reliability characteristics of high-k NMOSFET by using stacked Y2O3/HfO2 gate dielectric", Proceedings of IEEE International Reliability Physics Symposium, p659, 2006.
 199. C. Y. Kang, R. Choi, S. C. Song, C. D. Young, G. Bersuker, B. H. Lee, and J. C. Lee, "Carrier Recombination in High-k Dielectrics and its Impact on Transient Charge Effects in High-k Devices", Proceedings of IEEE International Reliability Physics Symposium, p. 657, 2006.
 200. J. Lee, (**Invited Talk**) “High-K Gate Dielectrics,” Symposium on VLSI Technology Short Course Series, Honolulu, HI, June 12-15, 2006.
 201. InJo Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, G. Thareja, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee "Depletion-Mode MOSFET on n-GaAs substrate with HfO2 and Silicon Interface Passivation", IEEE Device Research Conference, pp. 45-46, 2006.
 202. Feng Zhu, S. Koveshnikov, I. Ok, H.S. Kim, V. Tokranov, M. Yakimov, S. Oktyabrsky, W. Tsai and J. C. Lee, "Enhancement and Depletion-mode GaAs N-MOSFETs with stacked HfO2/Y2O3 gate dielectric", Digest of Device Research Conference, p. 83, 2006.
 203. H.S. Kim, I. Ok, M. Zhang, T. Lee, F. Zhu, G. Tharaja, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee, “Germanium passivation for high-k dielectric III-V MOSFETs and temperature dependence of dielectric leakage current,” IEEE Device Research Conference, p. 87, 2006.
 204. Tackhwi Lee; Se Jong Rhee; Chang Yong Kang; Feng Zhu; Manhong Zhang; Hyoung-sub Kim; Changhwan Choi; Injo Ok; Sergei Koveshnikov; Hokyung Park; Lee, J.C., “Improved MOSFET characteristics by Incorporating Laminated Dysprosium (Dy2O3) Dielectric into HfO2 Gate Stack,” IEEE Device Research Conference, Page(s): 69 – 70, June 2006.

205. H. Park, H. C. Wen, M. Chang, M. Jo, R. Choi, B. H. Lee, S.C. Song, C. Y. Kang, T. Lee, G. Brown, J. C. Lee and H. Hwang, "Thermal stability of metal electrodes and its impact on gate dielectric characteristics," Solid State Devices Meeting, 2006.
206. **Keynote Speech** – Jack C. Lee, "MOS and MOSFET Structures on III-V Substrate with Interface Passivation Layer", 3rd Annual International Symposium on Advanced Gate Stack Technology, September 2006.
207. **Invited Paper** - C.M. Osburn, S.A. Campbell, A. Demkov, E. Eisenbraun, E. Garfunkel, T. Gustafsson, A.I. Kingon, J. Lee, D.J. Lichtenwalner, G. Lucovsky, T.P. Ma, J.P. Maria, V. Misra, R.J. Nemanich, G.N. Parsons, D.G. Schlom, S. Stemmer, R.M. Wallace, and J. Whitten, "Materials and Processes for High k Gate Stacks: Results from the FEP Transition Center," Electrochemical Society Transactions, 3(3), 389, October 2006.
208. Michael M. Oye, Davood Shahrjerdi, Jeffrey B. Hurst, Shannon D. Lewis, Sagnik Dey, David Q. Kelly, Sachin Joshi, Injo Ok, Terry J. Mattord, Jack C. Lee, Archie L. Holmes Jr., and Sanjay K. Banerjee, "Molecular-beam Epitaxy Growth of Ge and GaAs on Silicon substrates for High-k III-V MOSFET applications," the 24th North American Conference on Molecular Beam Epitaxy, October 2006.
209. G. Thareja, J. Lee, A. V. Y. Thean, V. Vartanian, B. Y. Nguyen, "NBTI Reliability of Strained SOI MOSFETs," 32nd International Symposium for Testing and Failure Analysis, November 2006.
210. InJo Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee "Self-Aligned n- and p-channel GaAs MOSFETs on Undoped and P-type Substrates Using HfO₂ and Silicon Interface Passivation Layer", IEEE International Electron Devices Meeting, p. 829, 2006.
211. InJo Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, and Jack C. Lee "Metal Gate HfO₂ MOS Structures on GaAs Substrate with SiGe Interface Passivation Layer", IEEE Semiconductor Interface Specialists Conference, 2006.
212. Feng Zhu, S. Koveshnikov, I. Ok, H.S. Kim, M. Zhang, V. Tokranov, M. Yakimov, S. Oktyabrsky, W. Tsai and J. C. Lee, "Investigation of charge trapping properties of high- κ on GaAs with silicon interface passivation layer", IEEE Semiconductor Interface Specialists Conference 2006.
213. M. H. Zhang, F. Zhu , I. J.Ok , H. S. Kim, L.Yu, M. Oye, J.Hurst, B. Cobb, S. Lewis, A. Holmes and Jack C. Lee, "Criticality of controlling oxygen incorporation into HfO₂/Si/GaAs gate stacks" IEEE Semiconductor Interface Specialists Conference 2006.

214. H.-S. Kim, I. Ok, M. Zhang, F. Zhu, L. Yu, T. Lee, and Jack C. Lee, "The Effects of Germanium Interfacial Passivation Layer Thickness on Electrical Characteristics of HfO₂ MOSCAP on GaAs Substrate" IEEE Semiconductor Interface Specialists Conference, p. 28, 2006.
215. H. J. Na, C. Krug, S. Joshi, D. Heh, R. D. Kirsh, R. Choi, B. H. Lee, R. Jammy, S. Banerjee, and J. Lee, "Improved Passivation and Characterization of Ge/HfSiO Interface Enabling Surface Channel Ge pFETs," IEEE Semiconductor Interface Specialists Conference, session 8, no. 3, 2006.
216. **Invited Paper** -- Jack C. Lee, "III-V Channel High-K MOSFETs" Technical Digest of SEMI Technology Symposium (STS) Korea, p. 285, January 31, 2007.
217. S. Joshi, C. Krug, D. Heh, H. Na, H. Harris, J. Oh, P. Kirsch, P. Majhi, B. Lee, H. Tseng, R. Jammy, J. Kee and S. Banerjee, "Improved Ge Surface Passivation with Ultrathin SiO_x Enabling High Mobility Surface Channel PMOSFETs Featuring a HfSiO/WN Gate Stack," 37th Conference on the Physics and Chemistry of Semiconductor Interfaces, February 2007.
218. S. Kovesnikov, S. Oktyabrsky, V. Tokranov, M. Yakimov, R. Moore, W. Tsai, F. Zhu, J.C. Lee, "Metal-Oxide-Semiconductor Field Effect Transistors with InGaAs and GaAs/InGaAs Channels and High-k Gate Dielectric," Materials Research Society Symposium, San Francisco, April 2007.
219. J. Lee (**Invited talk**) "MOSCAP's and MOSFET's on III-V Channel Materials with Si, Ge and SiGe Interface Passivation Layer", Electrochemical Society Meeting, May 7, 2007.
220. J. Lee (Invited Talk) " III-V Channel Materials with Si, Ge and SiGe Interface Passivation Layer", Ohio State University Distinguished Lecture Series, May 24, 2007.
221. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J Yum, S. Kovesnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee "Metal Gate – HfO₂ MOS Structures on InGaAs Substrate with Varying Si Interface Passivation Layers and PDA Conditions", Conference on the Physics and Chemistry of Semiconductor Interfaces, 2007
222. Feng Zhu, Injo Ok, Hyoung-sub Kim, Manhong Zhang, Sung Il Park, Jung Hwan Yum and Jack C. Lee, "Investigation of the passivation mechanism of ultra-thin silicon interface layer for III-V MOS devices," Conference on the Physics and Chemistry of Semiconductor Interfaces (PCSI) (2007).
223. S. Oktyabrsky, S. Kovesnikov, V. Tokranov, M. Yakimov, R. Kambhampati, H. Bakhru, F. Zhu, J. Lee, and W. Tsai, "InGaAs and GaAs/InGaAs Channel

- Enhancement Mode n-MOSFETs With HfO₂ Gate Oxide and a-Si Interface Passivation Layer," Device Research Conference, June 19, 2007.
224. Hyoung-Sub Kim, Injo Ok, Feng Zhu, M. Zhang, S. Park, J. Yum, H. Zhao, and Jack C. Lee, "n- and p-channel TaN/HfO₂ MOSFETs on GaAs substrate using a germanium interfacial passivation layer," *The 65th annual Device Research Conf.*, pp. 99, 2007.
 225. Hyoung-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee, "HfO₂-based Metal-Oxide-Semiconductor Capacitors on n-InGaAs Substrate with a Thin Germanium Passivation Layer," *The International Conference on Compound Semiconductor Manufacturing Technology*, pp. 69, 2007.
 226. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J Yum, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee "Hydrogen Incorporation of Metal Gate HfO₂ MOS Structures on In_{0.2}Ga_{0.8}As Substrate with Si Interface Passivation Layer", International Conference on Compound Semiconductor Manufacturing Technology, 2007.
 227. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J Yum, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and Jack C. Lee, "Metal Gate HfO₂ MOS Structures on InGaAs Substrate with Varying Si Interface Passivation Layer and PDA Condition," *J. Vac. Sci. Technol. B* 25, Jul/Aug 2007.
 228. Injo Ok, Hyung-sub Kim, Manhong Zhang, Feng Zhu, Sung-il Park, Junghwan Yum, Han Zhao and Jack C. Lee, "Post Metal Annealing Optimization of Self-Aligned n-channel GaAs MOSFETs Using HfO₂ and Silicon Interface Passivation Layer," International Symposium on Advanced Gate Stack Technology, September 2007.
 229. InJo Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, Domingo Garcia, Prashant Majhi, and Jack C. Lee, "Influence of the substrate orientation on the electrical and material properties of GaAs MOSFETs Using HfO₂ and Silicon Interface Passivation Layer," Semiconductor Interface Specialists Conference (SISC), December 2007.
 230. Manhong Zhang, I. Ok, H. Kim, F. Zhu, and J. Lee, "Mechanism of V_{fb} shift in SiO₂ and Hf-based gate dielectric stacks by capping Gd₂O₃," Semiconductor Interface Specialists Conference (SISC), December 2007.
 231. Tackhwi Lee, Jack C. Lee and Sanjay K. Banerjee, "Characterization of Dysprosium oxide (Dy₂O₃) incorporated HfO₂ gate oxide devices" Semiconductor Interface Specialists Conference (SISC), December 2007.
 232. InJo Ok, H. Kim, M. Zhang, F. Zhu, H. Zhao, S. Park, J. Yum, Domingo Garcia, Prashant Majhi, N. Goel and W. Tsai, C.K. Gaspe, M.B. Santos, and Jack C. Lee,

“Self-Aligned n-channel MOSFET on InP and In_{0.53}Ga_{0.47}As Using Physical Vapor Deposition HfO₂ and Silicon Interface Passivation Layer.” IEEE Device Research Conference, June 2008.

233. Manhong Zhang, Feng Zhu, In-Jo Ok, Hyoungh- Kim, Han Zhao, Jack C. Lee “Mechanism of flatband voltage shift capping Me₂O₃ (Me=Gd, Y, Dy)”, IEEE Device Research Conference June 2008.
234. Feng Zhu, Injo Ok, Hyoungh-sub Kim, Manhong Zhang, Sung Il Park, Jung Hwan Yum, Han Zhao and Jack C. Lee, “Can GaAs MOS device match with its silicon counterpart in interface quality by using silicon interface passivation layer and HfO₂ gate oxide?” Electronic Materials Conference (EMC) (2008).
235. Jack Lee (Invited Paper), “In_{0.53}Ga_{0.47}As n-MOSFETs with Si interface passivation layer and HfO₂ gate oxide” 5th International Symposium on Advanced Gate Stack Technology, Sep. 2008.
236. Feng Zhu, H. Zhao, I. Ok, H.S. Kim, M. Zhang, S. Park, J. Yum, S. Koveshnikov, V. Tokranov, M. Yakimov, S. Oktyabrsky, W. Tsai and Jack C. Lee, “Charge trapping and wearout characteristics of self-aligned enhancement-mode GaAs n-MOSFET with Si interface passivation layer and HfO₂ gate oxide”, Compound Semiconductor IC Symposium (CSICS) 2008.
237. Feng Zhu, Han Zhao, H.S. Kim, I. Ok, J. Yum and Jack C. Lee, “The effects of silicon interface passivation layer thickness on device characteristics of InP enhancement-mode nMOSFETs with HfO₂ gate oxide”, IEEE SISC Semiconductor Interface Specialists Conference 2008
238. Feng Zhu, Han Zhao, H.S. Kim, I. Ok, J. Yum and Jack C. Lee, “A high performance enhancement-mode In_{0.53}Ga_{0.47}As nMOSFET with directly sputtered HfO₂ gate oxide”, IEEE SISC Semiconductor Interface Specialists Conference 2008
239. H. Zhao, D. Shahrjerdi, F. Zhu, H.S. Kim, J. Yum, S. Banerjee and J. C. Lee “Atomic-layer-deposited Al₂O₃ gate dielectrics on InP using sulfur passivation”, 50th Electronic Materials Conference, (2008)
240. H. Zhao, D. Shahrjerdi, F. Zhu, H.S. Kim, J. Yum, S. Banerjee and J. C. Lee “ALD Al₂O₃ based MOSFETs on undoped and p-type In_{0.53}Ga_{0.47}As substrates”, 39th IEEE Semiconductor Interface Specialists Conference, (2008)
241. H. Zhao, Y. Chen, J. Yum, Y. Wang, N. Goel, S. Koveshnikov, W. Tsai, and J. C. Lee, “HfO₂-Based In_{0.53}Ga_{0.47}As MOSFETs (EOT≈10Å) Using Various Interfacial Dielectric Layers”, IEEE Device Research Conference, (2009)