# Exhibit 13

**DOCKET A L A R M** Find authenticated court documents without watermarks at <u>docketalarm.com</u>.



Soon thereafter, in a Semiconductor Manufacturing & Design blog post about ConFab 2014, Peter Singer quoted Dr. Gary Patton, vice president of semiconductor research and development center at IBM, as saying: "The challenge we're facing now is two-fold. Number one, we're struggling to get that 0.7X linear scaling. It


DOCKF

### 11/20/2016 as set 1:114-cv/014300 LPSSC BOC DOCENTIANE TO BOCO DOCENTA DOCENTIANE TO BOCO DOCENTIANE TO BOCO DOCENTA DOCENTA DOCENTA DOCENTA DOCENTA

More recently, in early August, we finaly got map manation from Intel about its upcoming 14nm technology node. In our blog Intel vs. Intel, we articulated that Intel's numbers indicate that Moore's Law stopped at the 28/22nm nodes, both in terms of the required bringup time and the cost of the new technology nodes.

It is hard to accept that a trend that has held strong for 50 years, and that kept going many years after multiple predictions of its imminent demise, has really stopped. And it is even harder as we watch the huge effort of bringing up the 14nm and 10nm nodes. Yet it seems that everybody should agree that the semiconductor industry is now going through a paradigm shift and -- for most designs -- 28 nm is, at least for some time, the last node of Moore's Law.

These well-known charts present the reason for that change.




IE 4. (L) Fab Costs by Node (in USS billions) FIGURE 5. (C) illians] FIGURE 6. (R) Chip Design Costs by Node (USS initi initians)

Click here for a larger image.

These charts show that design costs increase by more than \$100 million from 32 nm to 16 nm. If we assume a die cost of \$10 at 32 nm, and if we assume that the traditional cost reduction per node still holds, then we would need a volume of more than 20 million units just to break even. If one also considers the risk associated with such a design, it would actually require more than 100 million units -- or at least \$1 billion of market -- for such device to justify the investment. Clearly, very few designs have the market for 100 million units or \$1 billion.

The following chart by IBS presents the past trend in design starts per node. As we see, most new designs are still created at the 130nm node, while the node with the fastest rampup is at 65 nm.



Design starts per year; click here for a larger image. (Source: IBS Dec 2012)

A 2016 forecast from Anysilicon on semiconductor technology nodes is illustrated in the following pie chart.

Cartoon Contest

October 2014 Cartoon Caption Winner!



And then there were harmonics Jim never saw coming

26 comments

ALL CARTOONS

Most Popular Most Commented 267 The Moon Is a Harsh Mistress & Malt ... 185 The Humble, Yet Mighty, Resistor 134 What's the Best Traveling Toolkit? 132 Creating a Vetinari Clock Using Antique ... 130 Analog Faceplate Design Decisions: Art or .. 126 RadioShack: The End Is Nigh! 108 Feast Your Orbs on My Jiggly Exercise Machine 103 Creating New Faceplates for Antique Analog. 102 Where Are the Ceramic Vacuum Tube Holders ... 98 Zapping Things With ESD – Just One More ... Top Comments of the Week



Huey Lewis returns: It's hip to be square ...

NJ Mike on November Cartoon ...



Where'd he go?: Nerd camouflage. dt\_hayden on November Cartoon ...



November Cartoon: Kevin doesn't know it yet but he's about to be e-waste. BinaryJudy on November Cartoon ...



Re: failing fast: @Susan...how long is a piece of string .... I think one of the ESA guys said exactly that. I did pose a question on one of their blogs about ... David Ashton on Rosetta & the Comet ...




MMU/MPU issues: As someone who is actively attempting to develop an MMU/MPU in a new SoC system, I'd like to share some

## DOCKET RM


Find authenticated court documents without watermarks at docketalarm.com.

### 11/20/20 Case 11144 covo14300 LPSS C. BOC DOCEMINAN MORE TO BE ADD TO BE ADD



Yet again, this indicates a very slow shift to more advanced nodes, and the expectation is that -- even in 2016 -- most new designs will still be implemented at the 130nm node. This is clearly a paradigm shift in the industry, which is responding accordingly. Just before Semicon West 2014, we saw the conclusions of the SEMI's World Fab Forecast. This forecast uses a bottom-up methodology, providing high-level summaries and graphs, along with in-depth analyses of capital expenditures, capacities, technology, and products by fab. The following chart illustrates this new paradigm.

Volume Production Technology Node Transitions



Click here for a larger image.

The report states:

The cost per wafer has become an increasing concern below the 32nm node. The expected cost reduction benefit of production at smaller nodes is diminishing and is not keeping pace with the scaling benefits in many cases. This has widespread and fundamental implications for an industry long following the cadences of Moore's Law...

These may be contributing factors as to why some volume fabs are exhibiting a lag in beginning production of a new technology node. Now evident quantitatively for the first time, there is evidence of a clear slowdown in volume production scaling of leading technology node transitions. [Emphasis added]

To Page 2

PAGE 1/2 NEXT >

#### Comments

DOCKE'

RM

EMAIL THIS PRINT COMMENT

VIEW COMMENTS: NEWEST FIRST | OLDEST FIRST | THREADED VIEW

PAGE 1 / 2 > >>


DataSheets.com

Like Us on Facebook



Video Channel

Datasheets.com Parts Search 185 million searchable parts (please enter a part number or hit search to begin)



### Flash Poll

Which of the following must a device withstand - and still function properly - to be considered an "industrial-grade" device in the electronics industry? (Select all that apply.)

- Intermittent shaking and kicking
  - Dropping off the back of the delivery truck (or loading dock)
- Being used as a hockey puck
- Being run over by a forklift
- Rapid, repeated blows from a massive, blunt object
- Shipping via the Post Office
- A direct lightning strike

Find authenticated court documents without watermarks at docketalarm.com.

### 11/20/20 Case 11144 cv 01430 LPSS C BOC DOCEMINAN 100 201 COMPAGE 11144 cv 01430 LPSS C BOC DOCEMINAN 100 201 COMPAGE 11144 cv 01430 LPSS C BOC DOCEMINAN 100 201 CM 201 C



MANAGER

Mark Bohr on continued decline of cost/transistor sranje 9/12/2014 6:56:50 PM

3215 D RATE

"One of the fundamental benefits of Moore's Law is smaller feature sizes, primarily to get lower cost per transistor so we can do more things" in a similarly sized chip, he said. Intel already announced it has started making in volume chips using a 14 nm process at a lower cost per transistor than its prior 22 nm generation. It also said it is in development of a 10 nm process that it believes will deliver lower cost per transistor.

Reply Post Message Messages List Start a Board




BLOGGER

USER RANK ROOKIE

Other options DrFPGA 9/7/2014 10:19:44 AM NO RATINGS LOGIN TO RATE

When fpgas are used to dynamically adapt and accelerate algorithms their transistors can get used and reused for multiple functions. Maybe this is one option to improve cost performance..

Reply Post Message Messages List Start a Board



NO RATINGS LOGIN TO RATE

One point that was not, perhaps, stressed enough is the huge energy saving at the system level enabled by monolithic 3D.

We all understand the energy savings because of shortened interconnect in 3D layers. Yet it seems that for large system this saving is limited to about a factor of 2 at best. Actually, it is potentially much more. For large-scale processing such as HPC, most of the energy goes to shuttling data off-chip across multiple processors and multiple memory subsystems. One cannot assume multiple layer HPC processors, as the heat -even if sinked across layers -- needs to be dissipated. But one can imagine a 3D layer of processor and memory subsystems sandwich that is arrayed on a huge wafer-sized chips. There is almost no off-chip driving of data in such an array, the memory is very close to the processors, and the "only" problem is reliability (Amdahl growls here :-). Yet having a 3D redundancy layer that is able to correct for hundreds of faults in the processor logic, neatly works around the reliability issue. And power has a much larger area to be dissipated from

In other words, new 3D-enabled architectures could allow for almost inifinitely-sized chips, overcoming the biggest energy barrier in HPC and exascale computing.

Reply Post Message Messages List Start a Board



Or\_Bach 9/5/2014 5:04:10 AM

NO RATINGS LOGIN TO RATE

3D Guy, I am glad that you like the term - Moore's "lag" - but the credit should go to Max Maxfield (The EE Times editor).

USER RANK ROOKIE

As to the VC returning to the semiconductor space let me make the following points:

A. For VC investments it takes years before real high volume is resulted, so even if you are correct about these technologies being niche there is no contradiction there

B. The escalating chip designs cost associated with dimension scaling drove out the VCs from semi. Once the market will develop alternative technologies to add value cost of masks and all other NRE related cost will trend down and with lower investment requirements more VC would consider again these type of ventures

C. If you believe that IOT and wearable are anything close to the many trillions of dollar that Cisco and other are forecasting than you have to agree that vibrant venture activity is a must which lead to the kind of environment that VCs are part of.

Reply Post Message Messages List Start a Board



Re: Heterogeneous integration Or Bach 9/5/2014 4:41:39 AM

NO RATINGS LOGIN TO RATE



DOCKE

RM

Packaging has an important role as off-chip interconnect is 1,000x worse than on-chip interconnect. Any improvment would impact the end system power and performance BUT keeping the cost down has been the problem so far.

Reply Post Message Messages List Start a Board

NO DATINOS

Find authenticated court documents without watermarks at docketalarm.com.

- Being splashed with hot coffee
- Recovery from the ocean floor
- A day in a closed car in the desert sun
- Spending the night outside in a Siberian winter
- A reversed and/or leaking battery
- Other (Specify in the comments section)

Submit

ALL POLLS

## DOCKET A L A R M



# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

### **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

### **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

### E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.